cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

p1020rdb-pc_camp_core0.dts (1191B)


      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * P1020 RDB-PC  Core0 Device Tree Source in CAMP mode.
      4 *
      5 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
      6 * can be shared, all the other devices must be assigned to one core only.
      7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
      8 * eth1, eth2, sdhc, crypto, global-util, message, pci0, pci1, msi.
      9 *
     10 * Please note to add "-b 0" for core0's dts compiling.
     11 *
     12 * Copyright 2012 Freescale Semiconductor Inc.
     13 */
     14
     15/include/ "p1020rdb-pc_32b.dts"
     16
     17/ {
     18	model = "fsl,P1020RDB-PC";
     19	compatible = "fsl,P1020RDB-PC";
     20
     21	aliases {
     22		ethernet1 = &enet1;
     23		ethernet2 = &enet2;
     24		serial0 = &serial0;
     25		pci0 = &pci0;
     26		pci1 = &pci1;
     27	};
     28
     29	cpus {
     30		PowerPC,P1020@1 {
     31			status = "disabled";
     32		};
     33	};
     34
     35	memory {
     36		device_type = "memory";
     37	};
     38
     39	localbus@ffe05000 {
     40		status = "disabled";
     41	};
     42
     43	soc@ffe00000 {
     44		serial1: serial@4600 {
     45			status = "disabled";
     46		};
     47
     48		enet0: ethernet@b0000 {
     49			status = "disabled";
     50		};
     51
     52		mpic: pic@40000 {
     53			protected-sources = <
     54			42 29 30 34	/* serial1, enet0-queue-group0 */
     55			17 18 24 45	/* enet0-queue-group1, crypto */
     56			>;
     57			pic-no-reset;
     58		};
     59	};
     60};