cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

p1020rdb.dts (1383B)

      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * P1020 RDB Device Tree Source
      4 *
      5 * Copyright 2009-2011 Freescale Semiconductor Inc.
      6 */
      7
      8/include/ "p1020si-pre.dtsi"
      9/ {
     10	model = "fsl,P1020RDB";
     11	compatible = "fsl,P1020RDB";
     12
     13	memory {
     14		device_type = "memory";
     15	};
     16
     17	board_lbc: lbc: localbus@ffe05000 {
     18		reg = <0 0xffe05000 0 0x1000>;
     19
     20		/* NOR, NAND Flashes and Vitesse 5 port L2 switch */
     21		ranges = <0x0 0x0 0x0 0xef000000 0x01000000
     22			  0x1 0x0 0x0 0xffa00000 0x00040000
     23			  0x2 0x0 0x0 0xffb00000 0x00020000>;
     24	};
     25
     26	board_soc: soc: soc@ffe00000 {
     27		ranges = <0x0 0x0 0xffe00000 0x100000>;
     28	};
     29
     30	pci0: pcie@ffe09000 {
     31		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
     32			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
     33		reg = <0 0xffe09000 0 0x1000>;
     34		pcie@0 {
     35			ranges = <0x2000000 0x0 0xa0000000
     36				  0x2000000 0x0 0xa0000000
     37				  0x0 0x20000000
     38
     39				  0x1000000 0x0 0x0
     40				  0x1000000 0x0 0x0
     41				  0x0 0x100000>;
     42		};
     43	};
     44
     45	pci1: pcie@ffe0a000 {
     46		reg = <0 0xffe0a000 0 0x1000>;
     47		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
     48			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
     49		pcie@0 {
     50			ranges = <0x2000000 0x0 0x80000000
     51				  0x2000000 0x0 0x80000000
     52				  0x0 0x20000000
     53
     54				  0x1000000 0x0 0x0
     55				  0x1000000 0x0 0x0
     56				  0x0 0x100000>;
     57		};
     58	};
     59};
     60
     61/include/ "p1020rdb.dtsi"
     62/include/ "p1020si-post.dtsi"