cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

p1023si-pre.dtsi (2563B)

      1/*
      2 * P1023/P1017 Silicon/SoC Device Tree Source (pre include)
      3 *
      4 * Copyright 2011 Freescale Semiconductor Inc.
      5 *
      6 * Redistribution and use in source and binary forms, with or without
      7 * modification, are permitted provided that the following conditions are met:
      8 *     * Redistributions of source code must retain the above copyright
      9 *       notice, this list of conditions and the following disclaimer.
     10 *     * Redistributions in binary form must reproduce the above copyright
     11 *       notice, this list of conditions and the following disclaimer in the
     12 *       documentation and/or other materials provided with the distribution.
     13 *     * Neither the name of Freescale Semiconductor nor the
     14 *       names of its contributors may be used to endorse or promote products
     15 *       derived from this software without specific prior written permission.
     16 *
     17 *
     18 * ALTERNATIVELY, this software may be distributed under the terms of the
     19 * GNU General Public License ("GPL") as published by the Free Software
     20 * Foundation, either version 2 of that License or (at your option) any
     21 * later version.
     22 *
     23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
     24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
     27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
     30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
     32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     33 */
     34
     35/dts-v1/;
     36
     37/include/ "e500v2_power_isa.dtsi"
     38
     39/ {
     40	compatible = "fsl,P1023";
     41	#address-cells = <2>;
     42	#size-cells = <2>;
     43	interrupt-parent = <&mpic>;
     44
     45	aliases {
     46		serial0 = &serial0;
     47		serial1 = &serial1;
     48		pci0 = &pci0;
     49		pci1 = &pci1;
     50		pci2 = &pci2;
     51
     52		crypto = &crypto;
     53		sec_jr0 = &sec_jr0;
     54		sec_jr1 = &sec_jr1;
     55		sec_jr2 = &sec_jr2;
     56		sec_jr3 = &sec_jr3;
     57		rtic_a = &rtic_a;
     58		rtic_b = &rtic_b;
     59		rtic_c = &rtic_c;
     60		rtic_d = &rtic_d;
     61	};
     62
     63	cpus {
     64		#address-cells = <1>;
     65		#size-cells = <0>;
     66
     67		PowerPC,P1023@0 {
     68			device_type = "cpu";
     69			reg = <0x0>;
     70			next-level-cache = <&L2>;
     71		};
     72
     73		PowerPC,P1023@1 {
     74			device_type = "cpu";
     75			reg = <0x1>;
     76			next-level-cache = <&L2>;
     77		};
     78	};
     79};