cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

motionpro.dts (2468B)

      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * Motion-PRO board Device Tree Source
      4 *
      5 * Copyright (C) 2007 Semihalf
      6 * Marian Balakowicz <m8@semihalf.com>
      7 */
      8
      9/include/ "mpc5200b.dtsi"
     10
     11&gpt0 { fsl,has-wdt; };
     12&gpt6 { // Motion-PRO status LED
     13	compatible = "promess,motionpro-led";
     14	label = "motionpro-statusled";
     15	blink-delay = <100>; // 100 msec
     16};
     17&gpt7 { // Motion-PRO ready LED
     18	compatible = "promess,motionpro-led";
     19	label = "motionpro-readyled";
     20};
     21
     22/ {
     23	model = "promess,motionpro";
     24	compatible = "promess,motionpro";
     25
     26	soc5200@f0000000 {
     27		can@900 {
     28			status = "disabled";
     29		};
     30
     31		psc@2000 {		// PSC1
     32			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
     33		};
     34
     35		// PSC2 in spi master mode 
     36		psc@2200 {		// PSC2
     37			compatible = "fsl,mpc5200b-psc-spi","fsl,mpc5200-psc-spi";
     38			cell-index = <1>;
     39		};
     40
     41		psc@2400 {		// PSC3
     42			status = "disabled";
     43		};
     44
     45		psc@2600 {		// PSC4
     46			status = "disabled";
     47		};
     48
     49		psc@2800 {		// PSC5
     50			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
     51		};
     52
     53		psc@2c00 {		// PSC6
     54			status = "disabled";
     55		};
     56
     57		ethernet@3000 {
     58			phy-handle = <&phy0>;
     59		};
     60
     61		mdio@3000 {
     62			phy0: ethernet-phy@2 {
     63				reg = <2>;
     64			};
     65		};
     66
     67		i2c@3d00 {
     68			status = "disabled";
     69		};
     70
     71		i2c@3d40 {
     72			rtc@68 {
     73				compatible = "dallas,ds1339";
     74				reg = <0x68>;
     75			};
     76		};
     77
     78		sram@8000 {
     79			compatible = "fsl,mpc5200b-sram","fsl,mpc5200-sram";
     80			reg = <0x8000 0x4000>;
     81		};
     82	};
     83
     84	pci@f0000d00 {
     85		status = "disabled";
     86	};
     87
     88	localbus {
     89		ranges = <0 0 0xff000000 0x01000000
     90			  1 0 0x50000000 0x00010000
     91			  2 0 0x50010000 0x00010000
     92			  3 0 0x50020000 0x00010000>;
     93
     94		// 8-bit DualPort SRAM on LocalPlus Bus CS1
     95		kollmorgen@1,0 {
     96			compatible = "promess,motionpro-kollmorgen";
     97			reg = <1 0 0x10000>;
     98			interrupts = <1 1 0>;
     99		};
    100
    101		// 8-bit board CPLD on LocalPlus Bus CS2
    102		cpld@2,0 {
    103			compatible = "promess,motionpro-cpld";
    104			reg = <2 0 0x10000>;
    105		};
    106
    107		// 8-bit custom Anybus Module on LocalPlus Bus CS3
    108		anybus@3,0 {
    109			compatible = "promess,motionpro-anybus";
    110			reg = <3 0 0x10000>;
    111		};
    112		pro_module_general@3,0 {
    113			compatible = "promess,pro_module_general";
    114			reg = <3 0 3>;
    115		};
    116		pro_module_dio@3,800 {
    117			compatible = "promess,pro_module_dio";
    118			reg = <3 0x800 2>;
    119		};
    120
    121		// 16-bit flash device at LocalPlus Bus CS0
    122		flash@0,0 {
    123			compatible = "cfi-flash";
    124			reg = <0 0 0x01000000>;
    125			bank-width = <2>;
    126			device-width = <2>;
    127			#size-cells = <1>;
    128			#address-cells = <1>;
    129		};
    130
    131	};
    132};