cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

tqm8xx_setup.c (3738B)

      1/*
      2 * Platform setup for the MPC8xx based boards from TQM.
      3 *
      4 * Heiko Schocher <hs@denx.de>
      5 * Copyright 2010 DENX Software Engineering GmbH
      6 *
      7 * based on:
      8 * Vitaly Bordug <vbordug@ru.mvista.com>
      9 *
     10 * Copyright 2005 MontaVista Software Inc.
     11 *
     12 * Heavily modified by Scott Wood <scottwood@freescale.com>
     13 * Copyright 2007 Freescale Semiconductor, Inc.
     14 *
     15 * This file is licensed under the terms of the GNU General Public License
     16 * version 2. This program is licensed "as is" without any warranty of any
     17 * kind, whether express or implied.
     18 */
     19
     20#include <linux/init.h>
     21#include <linux/param.h>
     22#include <linux/string.h>
     23#include <linux/ioport.h>
     24#include <linux/device.h>
     25#include <linux/delay.h>
     26
     27#include <linux/fs_enet_pd.h>
     28#include <linux/fs_uart_pd.h>
     29#include <linux/fsl_devices.h>
     30#include <linux/mii.h>
     31#include <linux/of_fdt.h>
     32#include <linux/of_platform.h>
     33
     34#include <asm/delay.h>
     35#include <asm/io.h>
     36#include <asm/machdep.h>
     37#include <asm/page.h>
     38#include <asm/processor.h>
     39#include <asm/time.h>
     40#include <asm/8xx_immap.h>
     41#include <asm/cpm1.h>
     42#include <asm/fs_pd.h>
     43#include <asm/udbg.h>
     44
     45#include "mpc8xx.h"
     46#include "pic.h"
     47
     48struct cpm_pin {
     49	int port, pin, flags;
     50};
     51
     52static struct cpm_pin tqm8xx_pins[] __initdata = {
     53	/* SMC1 */
     54	{CPM_PORTB, 24, CPM_PIN_INPUT}, /* RX */
     55	{CPM_PORTB, 25, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* TX */
     56
     57	/* SCC1 */
     58	{CPM_PORTA, 5, CPM_PIN_INPUT}, /* CLK1 */
     59	{CPM_PORTA, 7, CPM_PIN_INPUT}, /* CLK2 */
     60	{CPM_PORTA, 14, CPM_PIN_INPUT}, /* TX */
     61	{CPM_PORTA, 15, CPM_PIN_INPUT}, /* RX */
     62	{CPM_PORTC, 15, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* TENA */
     63	{CPM_PORTC, 10, CPM_PIN_INPUT | CPM_PIN_SECONDARY | CPM_PIN_GPIO},
     64	{CPM_PORTC, 11, CPM_PIN_INPUT | CPM_PIN_SECONDARY | CPM_PIN_GPIO},
     65};
     66
     67static struct cpm_pin tqm8xx_fec_pins[] __initdata = {
     68	/* MII */
     69	{CPM_PORTD, 3, CPM_PIN_OUTPUT},
     70	{CPM_PORTD, 4, CPM_PIN_OUTPUT},
     71	{CPM_PORTD, 5, CPM_PIN_OUTPUT},
     72	{CPM_PORTD, 6, CPM_PIN_OUTPUT},
     73	{CPM_PORTD, 7, CPM_PIN_OUTPUT},
     74	{CPM_PORTD, 8, CPM_PIN_OUTPUT},
     75	{CPM_PORTD, 9, CPM_PIN_OUTPUT},
     76	{CPM_PORTD, 10, CPM_PIN_OUTPUT},
     77	{CPM_PORTD, 11, CPM_PIN_OUTPUT},
     78	{CPM_PORTD, 12, CPM_PIN_OUTPUT},
     79	{CPM_PORTD, 13, CPM_PIN_OUTPUT},
     80	{CPM_PORTD, 14, CPM_PIN_OUTPUT},
     81	{CPM_PORTD, 15, CPM_PIN_OUTPUT},
     82};
     83
     84static void __init init_pins(int n, struct cpm_pin *pin)
     85{
     86	int i;
     87
     88	for (i = 0; i < n; i++) {
     89		cpm1_set_pin(pin->port, pin->pin, pin->flags);
     90		pin++;
     91	}
     92}
     93
     94static void __init init_ioports(void)
     95{
     96	struct device_node *dnode;
     97	struct property *prop;
     98	int	len;
     99
    100	init_pins(ARRAY_SIZE(tqm8xx_pins), &tqm8xx_pins[0]);
    101
    102	cpm1_clk_setup(CPM_CLK_SMC1, CPM_BRG1, CPM_CLK_RTX);
    103
    104	dnode = of_find_node_by_name(NULL, "aliases");
    105	if (dnode == NULL)
    106		return;
    107	prop = of_find_property(dnode, "ethernet1", &len);
    108	if (prop == NULL)
    109		return;
    110
    111	/* init FEC pins */
    112	init_pins(ARRAY_SIZE(tqm8xx_fec_pins), &tqm8xx_fec_pins[0]);
    113}
    114
    115static void __init tqm8xx_setup_arch(void)
    116{
    117	cpm_reset();
    118	init_ioports();
    119}
    120
    121static int __init tqm8xx_probe(void)
    122{
    123	return of_machine_is_compatible("tqc,tqm8xx");
    124}
    125
    126static const struct of_device_id of_bus_ids[] __initconst = {
    127	{ .name = "soc", },
    128	{ .name = "cpm", },
    129	{ .name = "localbus", },
    130	{ .compatible = "simple-bus" },
    131	{},
    132};
    133
    134static int __init declare_of_platform_devices(void)
    135{
    136	of_platform_bus_probe(NULL, of_bus_ids, NULL);
    137
    138	return 0;
    139}
    140machine_device_initcall(tqm8xx, declare_of_platform_devices);
    141
    142define_machine(tqm8xx) {
    143	.name			= "TQM8xx",
    144	.probe			= tqm8xx_probe,
    145	.setup_arch		= tqm8xx_setup_arch,
    146	.init_IRQ		= mpc8xx_pic_init,
    147	.get_irq		= mpc8xx_get_irq,
    148	.restart		= mpc8xx_restart,
    149	.calibrate_decr		= mpc8xx_calibrate_decr,
    150	.set_rtc_time		= mpc8xx_set_rtc_time,
    151	.get_rtc_time		= mpc8xx_get_rtc_time,
    152	.progress		= udbg_progress,
    153};