cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

asm-offsets.c (8046B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Generate definitions needed by assembly language modules.
      4 * This code generates raw asm output which is post-processed to extract
      5 * and format the required data.
      6 */
      7
      8#define ASM_OFFSETS_C
      9
     10#include <linux/kbuild.h>
     11#include <linux/kvm_host.h>
     12#include <linux/sched.h>
     13#include <linux/purgatory.h>
     14#include <linux/pgtable.h>
     15#include <asm/idle.h>
     16#include <asm/gmap.h>
     17#include <asm/stacktrace.h>
     18
     19int main(void)
     20{
     21	/* task struct offsets */
     22	OFFSET(__TASK_stack, task_struct, stack);
     23	OFFSET(__TASK_thread, task_struct, thread);
     24	OFFSET(__TASK_pid, task_struct, pid);
     25	BLANK();
     26	/* thread struct offsets */
     27	OFFSET(__THREAD_ksp, thread_struct, ksp);
     28	BLANK();
     29	/* thread info offsets */
     30	OFFSET(__TI_flags, task_struct, thread_info.flags);
     31	BLANK();
     32	/* pt_regs offsets */
     33	OFFSET(__PT_PSW, pt_regs, psw);
     34	OFFSET(__PT_GPRS, pt_regs, gprs);
     35	OFFSET(__PT_R0, pt_regs, gprs[0]);
     36	OFFSET(__PT_R1, pt_regs, gprs[1]);
     37	OFFSET(__PT_R2, pt_regs, gprs[2]);
     38	OFFSET(__PT_R3, pt_regs, gprs[3]);
     39	OFFSET(__PT_R4, pt_regs, gprs[4]);
     40	OFFSET(__PT_R5, pt_regs, gprs[5]);
     41	OFFSET(__PT_R6, pt_regs, gprs[6]);
     42	OFFSET(__PT_R7, pt_regs, gprs[7]);
     43	OFFSET(__PT_R8, pt_regs, gprs[8]);
     44	OFFSET(__PT_R9, pt_regs, gprs[9]);
     45	OFFSET(__PT_R10, pt_regs, gprs[10]);
     46	OFFSET(__PT_R11, pt_regs, gprs[11]);
     47	OFFSET(__PT_R12, pt_regs, gprs[12]);
     48	OFFSET(__PT_R13, pt_regs, gprs[13]);
     49	OFFSET(__PT_R14, pt_regs, gprs[14]);
     50	OFFSET(__PT_R15, pt_regs, gprs[15]);
     51	OFFSET(__PT_ORIG_GPR2, pt_regs, orig_gpr2);
     52	OFFSET(__PT_FLAGS, pt_regs, flags);
     53	OFFSET(__PT_CR1, pt_regs, cr1);
     54	OFFSET(__PT_LAST_BREAK, pt_regs, last_break);
     55	DEFINE(__PT_SIZE, sizeof(struct pt_regs));
     56	BLANK();
     57	/* stack_frame offsets */
     58	OFFSET(__SF_BACKCHAIN, stack_frame, back_chain);
     59	OFFSET(__SF_GPRS, stack_frame, gprs);
     60	OFFSET(__SF_EMPTY, stack_frame, empty[0]);
     61	OFFSET(__SF_SIE_CONTROL, stack_frame, sie_control_block);
     62	OFFSET(__SF_SIE_SAVEAREA, stack_frame, sie_savearea);
     63	OFFSET(__SF_SIE_REASON, stack_frame, sie_reason);
     64	OFFSET(__SF_SIE_FLAGS, stack_frame, sie_flags);
     65	DEFINE(STACK_FRAME_OVERHEAD, sizeof(struct stack_frame));
     66	BLANK();
     67	/* idle data offsets */
     68	OFFSET(__CLOCK_IDLE_ENTER, s390_idle_data, clock_idle_enter);
     69	OFFSET(__TIMER_IDLE_ENTER, s390_idle_data, timer_idle_enter);
     70	OFFSET(__MT_CYCLES_ENTER, s390_idle_data, mt_cycles_enter);
     71	BLANK();
     72	/* hardware defined lowcore locations 0x000 - 0x1ff */
     73	OFFSET(__LC_EXT_PARAMS, lowcore, ext_params);
     74	OFFSET(__LC_EXT_CPU_ADDR, lowcore, ext_cpu_addr);
     75	OFFSET(__LC_EXT_INT_CODE, lowcore, ext_int_code);
     76	OFFSET(__LC_PGM_ILC, lowcore, pgm_ilc);
     77	OFFSET(__LC_PGM_INT_CODE, lowcore, pgm_code);
     78	OFFSET(__LC_DATA_EXC_CODE, lowcore, data_exc_code);
     79	OFFSET(__LC_MON_CLASS_NR, lowcore, mon_class_num);
     80	OFFSET(__LC_PER_CODE, lowcore, per_code);
     81	OFFSET(__LC_PER_ATMID, lowcore, per_atmid);
     82	OFFSET(__LC_PER_ADDRESS, lowcore, per_address);
     83	OFFSET(__LC_EXC_ACCESS_ID, lowcore, exc_access_id);
     84	OFFSET(__LC_PER_ACCESS_ID, lowcore, per_access_id);
     85	OFFSET(__LC_OP_ACCESS_ID, lowcore, op_access_id);
     86	OFFSET(__LC_AR_MODE_ID, lowcore, ar_mode_id);
     87	OFFSET(__LC_TRANS_EXC_CODE, lowcore, trans_exc_code);
     88	OFFSET(__LC_MON_CODE, lowcore, monitor_code);
     89	OFFSET(__LC_SUBCHANNEL_ID, lowcore, subchannel_id);
     90	OFFSET(__LC_SUBCHANNEL_NR, lowcore, subchannel_nr);
     91	OFFSET(__LC_IO_INT_PARM, lowcore, io_int_parm);
     92	OFFSET(__LC_IO_INT_WORD, lowcore, io_int_word);
     93	OFFSET(__LC_MCCK_CODE, lowcore, mcck_interruption_code);
     94	OFFSET(__LC_EXT_DAMAGE_CODE, lowcore, external_damage_code);
     95	OFFSET(__LC_MCCK_FAIL_STOR_ADDR, lowcore, failing_storage_address);
     96	OFFSET(__LC_PGM_LAST_BREAK, lowcore, pgm_last_break);
     97	OFFSET(__LC_RETURN_LPSWE, lowcore, return_lpswe);
     98	OFFSET(__LC_RETURN_MCCK_LPSWE, lowcore, return_mcck_lpswe);
     99	OFFSET(__LC_RST_OLD_PSW, lowcore, restart_old_psw);
    100	OFFSET(__LC_EXT_OLD_PSW, lowcore, external_old_psw);
    101	OFFSET(__LC_SVC_OLD_PSW, lowcore, svc_old_psw);
    102	OFFSET(__LC_PGM_OLD_PSW, lowcore, program_old_psw);
    103	OFFSET(__LC_MCK_OLD_PSW, lowcore, mcck_old_psw);
    104	OFFSET(__LC_IO_OLD_PSW, lowcore, io_old_psw);
    105	OFFSET(__LC_RST_NEW_PSW, lowcore, restart_psw);
    106	OFFSET(__LC_EXT_NEW_PSW, lowcore, external_new_psw);
    107	OFFSET(__LC_SVC_NEW_PSW, lowcore, svc_new_psw);
    108	OFFSET(__LC_PGM_NEW_PSW, lowcore, program_new_psw);
    109	OFFSET(__LC_MCK_NEW_PSW, lowcore, mcck_new_psw);
    110	OFFSET(__LC_IO_NEW_PSW, lowcore, io_new_psw);
    111	/* software defined lowcore locations 0x200 - 0xdff*/
    112	OFFSET(__LC_SAVE_AREA_SYNC, lowcore, save_area_sync);
    113	OFFSET(__LC_SAVE_AREA_ASYNC, lowcore, save_area_async);
    114	OFFSET(__LC_SAVE_AREA_RESTART, lowcore, save_area_restart);
    115	OFFSET(__LC_CPU_FLAGS, lowcore, cpu_flags);
    116	OFFSET(__LC_RETURN_PSW, lowcore, return_psw);
    117	OFFSET(__LC_RETURN_MCCK_PSW, lowcore, return_mcck_psw);
    118	OFFSET(__LC_SYS_ENTER_TIMER, lowcore, sys_enter_timer);
    119	OFFSET(__LC_MCCK_ENTER_TIMER, lowcore, mcck_enter_timer);
    120	OFFSET(__LC_EXIT_TIMER, lowcore, exit_timer);
    121	OFFSET(__LC_LAST_UPDATE_TIMER, lowcore, last_update_timer);
    122	OFFSET(__LC_LAST_UPDATE_CLOCK, lowcore, last_update_clock);
    123	OFFSET(__LC_INT_CLOCK, lowcore, int_clock);
    124	OFFSET(__LC_MCCK_CLOCK, lowcore, mcck_clock);
    125	OFFSET(__LC_BOOT_CLOCK, lowcore, boot_clock);
    126	OFFSET(__LC_CURRENT, lowcore, current_task);
    127	OFFSET(__LC_KERNEL_STACK, lowcore, kernel_stack);
    128	OFFSET(__LC_ASYNC_STACK, lowcore, async_stack);
    129	OFFSET(__LC_NODAT_STACK, lowcore, nodat_stack);
    130	OFFSET(__LC_RESTART_STACK, lowcore, restart_stack);
    131	OFFSET(__LC_MCCK_STACK, lowcore, mcck_stack);
    132	OFFSET(__LC_RESTART_FN, lowcore, restart_fn);
    133	OFFSET(__LC_RESTART_DATA, lowcore, restart_data);
    134	OFFSET(__LC_RESTART_SOURCE, lowcore, restart_source);
    135	OFFSET(__LC_RESTART_FLAGS, lowcore, restart_flags);
    136	OFFSET(__LC_KERNEL_ASCE, lowcore, kernel_asce);
    137	OFFSET(__LC_USER_ASCE, lowcore, user_asce);
    138	OFFSET(__LC_LPP, lowcore, lpp);
    139	OFFSET(__LC_CURRENT_PID, lowcore, current_pid);
    140	OFFSET(__LC_GMAP, lowcore, gmap);
    141	OFFSET(__LC_LAST_BREAK, lowcore, last_break);
    142	/* software defined ABI-relevant lowcore locations 0xe00 - 0xe20 */
    143	OFFSET(__LC_DUMP_REIPL, lowcore, ipib);
    144	OFFSET(__LC_VMCORE_INFO, lowcore, vmcore_info);
    145	OFFSET(__LC_OS_INFO, lowcore, os_info);
    146	/* hardware defined lowcore locations 0x1000 - 0x18ff */
    147	OFFSET(__LC_MCESAD, lowcore, mcesad);
    148	OFFSET(__LC_EXT_PARAMS2, lowcore, ext_params2);
    149	OFFSET(__LC_FPREGS_SAVE_AREA, lowcore, floating_pt_save_area);
    150	OFFSET(__LC_GPREGS_SAVE_AREA, lowcore, gpregs_save_area);
    151	OFFSET(__LC_PSW_SAVE_AREA, lowcore, psw_save_area);
    152	OFFSET(__LC_PREFIX_SAVE_AREA, lowcore, prefixreg_save_area);
    153	OFFSET(__LC_FP_CREG_SAVE_AREA, lowcore, fpt_creg_save_area);
    154	OFFSET(__LC_TOD_PROGREG_SAVE_AREA, lowcore, tod_progreg_save_area);
    155	OFFSET(__LC_CPU_TIMER_SAVE_AREA, lowcore, cpu_timer_save_area);
    156	OFFSET(__LC_CLOCK_COMP_SAVE_AREA, lowcore, clock_comp_save_area);
    157	OFFSET(__LC_LAST_BREAK_SAVE_AREA, lowcore, last_break_save_area);
    158	OFFSET(__LC_AREGS_SAVE_AREA, lowcore, access_regs_save_area);
    159	OFFSET(__LC_CREGS_SAVE_AREA, lowcore, cregs_save_area);
    160	OFFSET(__LC_PGM_TDB, lowcore, pgm_tdb);
    161	BLANK();
    162	/* gmap/sie offsets */
    163	OFFSET(__GMAP_ASCE, gmap, asce);
    164	OFFSET(__SIE_PROG0C, kvm_s390_sie_block, prog0c);
    165	OFFSET(__SIE_PROG20, kvm_s390_sie_block, prog20);
    166	/* kexec_sha_region */
    167	OFFSET(__KEXEC_SHA_REGION_START, kexec_sha_region, start);
    168	OFFSET(__KEXEC_SHA_REGION_LEN, kexec_sha_region, len);
    169	DEFINE(__KEXEC_SHA_REGION_SIZE, sizeof(struct kexec_sha_region));
    170	/* sizeof kernel parameter area */
    171	DEFINE(__PARMAREA_SIZE, sizeof(struct parmarea));
    172	/* kernel parameter area offsets */
    173	DEFINE(IPL_DEVICE, PARMAREA + offsetof(struct parmarea, ipl_device));
    174	DEFINE(INITRD_START, PARMAREA + offsetof(struct parmarea, initrd_start));
    175	DEFINE(INITRD_SIZE, PARMAREA + offsetof(struct parmarea, initrd_size));
    176	DEFINE(OLDMEM_BASE, PARMAREA + offsetof(struct parmarea, oldmem_base));
    177	DEFINE(OLDMEM_SIZE, PARMAREA + offsetof(struct parmarea, oldmem_size));
    178	DEFINE(COMMAND_LINE, PARMAREA + offsetof(struct parmarea, command_line));
    179	DEFINE(MAX_COMMAND_LINE_SIZE, PARMAREA + offsetof(struct parmarea, max_command_line_size));
    180	return 0;
    181}