cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

smp_32.h (3368B)

      1/* SPDX-License-Identifier: GPL-2.0 */
      2/* smp.h: Sparc specific SMP stuff.
      3 *
      4 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
      5 */
      6
      7#ifndef _SPARC_SMP_H
      8#define _SPARC_SMP_H
      9
     10#include <linux/threads.h>
     11#include <asm/head.h>
     12
     13#ifndef __ASSEMBLY__
     14
     15#include <linux/cpumask.h>
     16
     17#endif /* __ASSEMBLY__ */
     18
     19#ifdef CONFIG_SMP
     20
     21#ifndef __ASSEMBLY__
     22
     23#include <asm/ptrace.h>
     24#include <asm/asi.h>
     25#include <linux/atomic.h>
     26
     27/*
     28 *	Private routines/data
     29 */
     30
     31extern unsigned char boot_cpu_id;
     32extern volatile unsigned long cpu_callin_map[NR_CPUS];
     33extern cpumask_t smp_commenced_mask;
     34extern struct linux_prom_registers smp_penguin_ctable;
     35
     36typedef void (*smpfunc_t)(unsigned long, unsigned long, unsigned long,
     37		       unsigned long, unsigned long);
     38
     39void cpu_panic(void);
     40
     41/*
     42 *	General functions that each host system must provide.
     43 */
     44
     45void sun4m_init_smp(void);
     46void sun4d_init_smp(void);
     47
     48void smp_callin(void);
     49void smp_store_cpu_info(int);
     50
     51void smp_resched_interrupt(void);
     52void smp_call_function_single_interrupt(void);
     53void smp_call_function_interrupt(void);
     54
     55struct seq_file;
     56void smp_bogo(struct seq_file *);
     57void smp_info(struct seq_file *);
     58
     59struct sparc32_ipi_ops {
     60	void (*cross_call)(smpfunc_t func, cpumask_t mask, unsigned long arg1,
     61			   unsigned long arg2, unsigned long arg3,
     62			   unsigned long arg4);
     63	void (*resched)(int cpu);
     64	void (*single)(int cpu);
     65	void (*mask_one)(int cpu);
     66};
     67extern const struct sparc32_ipi_ops *sparc32_ipi_ops;
     68
     69static inline void xc0(smpfunc_t func)
     70{
     71	sparc32_ipi_ops->cross_call(func, *cpu_online_mask, 0, 0, 0, 0);
     72}
     73
     74static inline void xc1(smpfunc_t func, unsigned long arg1)
     75{
     76	sparc32_ipi_ops->cross_call(func, *cpu_online_mask, arg1, 0, 0, 0);
     77}
     78static inline void xc2(smpfunc_t func, unsigned long arg1, unsigned long arg2)
     79{
     80	sparc32_ipi_ops->cross_call(func, *cpu_online_mask, arg1, arg2, 0, 0);
     81}
     82
     83static inline void xc3(smpfunc_t func, unsigned long arg1, unsigned long arg2,
     84		       unsigned long arg3)
     85{
     86	sparc32_ipi_ops->cross_call(func, *cpu_online_mask,
     87				    arg1, arg2, arg3, 0);
     88}
     89
     90static inline void xc4(smpfunc_t func, unsigned long arg1, unsigned long arg2,
     91		       unsigned long arg3, unsigned long arg4)
     92{
     93	sparc32_ipi_ops->cross_call(func, *cpu_online_mask,
     94				    arg1, arg2, arg3, arg4);
     95}
     96
     97void arch_send_call_function_single_ipi(int cpu);
     98void arch_send_call_function_ipi_mask(const struct cpumask *mask);
     99
    100static inline int cpu_logical_map(int cpu)
    101{
    102	return cpu;
    103}
    104
    105int hard_smp_processor_id(void);
    106
    107#define raw_smp_processor_id()		(current_thread_info()->cpu)
    108
    109void smp_setup_cpu_possible_map(void);
    110
    111#endif /* !(__ASSEMBLY__) */
    112
    113/* Sparc specific messages. */
    114#define MSG_CROSS_CALL         0x0005       /* run func on cpus */
    115
    116/* Empirical PROM processor mailbox constants.  If the per-cpu mailbox
    117 * contains something other than one of these then the ipi is from
    118 * Linux's active_kernel_processor.  This facility exists so that
    119 * the boot monitor can capture all the other cpus when one catches
    120 * a watchdog reset or the user enters the monitor using L1-A keys.
    121 */
    122#define MBOX_STOPCPU          0xFB
    123#define MBOX_IDLECPU          0xFC
    124#define MBOX_IDLECPU2         0xFD
    125#define MBOX_STOPCPU2         0xFE
    126
    127#else /* SMP */
    128
    129#define hard_smp_processor_id()		0
    130#define smp_setup_cpu_possible_map() do { } while (0)
    131
    132#endif /* !(SMP) */
    133#endif /* !(_SPARC_SMP_H) */