cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

mtrr.h (2285B)

      1/* SPDX-License-Identifier: GPL-2.0 */
      2/*
      3 * local MTRR defines.
      4 */
      5
      6#include <linux/types.h>
      7#include <linux/stddef.h>
      8
      9#define MTRR_CHANGE_MASK_FIXED     0x01
     10#define MTRR_CHANGE_MASK_VARIABLE  0x02
     11#define MTRR_CHANGE_MASK_DEFTYPE   0x04
     12
     13extern unsigned int mtrr_usage_table[MTRR_MAX_VAR_RANGES];
     14
     15struct mtrr_ops {
     16	u32	vendor;
     17	u32	use_intel_if;
     18	void	(*set)(unsigned int reg, unsigned long base,
     19		       unsigned long size, mtrr_type type);
     20	void	(*set_all)(void);
     21
     22	void	(*get)(unsigned int reg, unsigned long *base,
     23		       unsigned long *size, mtrr_type *type);
     24	int	(*get_free_region)(unsigned long base, unsigned long size,
     25				   int replace_reg);
     26	int	(*validate_add_page)(unsigned long base, unsigned long size,
     27				     unsigned int type);
     28	int	(*have_wrcomb)(void);
     29};
     30
     31extern int generic_get_free_region(unsigned long base, unsigned long size,
     32				   int replace_reg);
     33extern int generic_validate_add_page(unsigned long base, unsigned long size,
     34				     unsigned int type);
     35
     36extern const struct mtrr_ops generic_mtrr_ops;
     37
     38extern int positive_have_wrcomb(void);
     39
     40/* library functions for processor-specific routines */
     41struct set_mtrr_context {
     42	unsigned long	flags;
     43	unsigned long	cr4val;
     44	u32		deftype_lo;
     45	u32		deftype_hi;
     46	u32		ccr3;
     47};
     48
     49void set_mtrr_done(struct set_mtrr_context *ctxt);
     50void set_mtrr_cache_disable(struct set_mtrr_context *ctxt);
     51void set_mtrr_prepare_save(struct set_mtrr_context *ctxt);
     52
     53void fill_mtrr_var_range(unsigned int index,
     54		u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi);
     55bool get_mtrr_state(void);
     56void mtrr_bp_pat_init(void);
     57
     58extern void __init set_mtrr_ops(const struct mtrr_ops *ops);
     59
     60extern u64 size_or_mask, size_and_mask;
     61extern const struct mtrr_ops *mtrr_if;
     62
     63#define is_cpu(vnd)	(mtrr_if && mtrr_if->vendor == X86_VENDOR_##vnd)
     64#define use_intel()	(mtrr_if && mtrr_if->use_intel_if == 1)
     65
     66extern unsigned int num_var_ranges;
     67extern u64 mtrr_tom2;
     68extern struct mtrr_state_type mtrr_state;
     69
     70void mtrr_state_warn(void);
     71const char *mtrr_attrib_to_str(int x);
     72void mtrr_wrmsr(unsigned, unsigned, unsigned);
     73
     74/* CPU specific mtrr init functions */
     75int amd_init_mtrr(void);
     76int cyrix_init_mtrr(void);
     77int centaur_init_mtrr(void);
     78
     79extern int changed_by_mtrr_cleanup;
     80extern int mtrr_cleanup(unsigned address_bits);