cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

clk-mt7986-apmixed.c (3430B)

      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Copyright (c) 2021 MediaTek Inc.
      4 * Author: Sam Shih <sam.shih@mediatek.com>
      5 * Author: Wenzhen Yu <wenzhen.yu@mediatek.com>
      6 */
      7
      8#include <linux/clk-provider.h>
      9#include <linux/of.h>
     10#include <linux/of_address.h>
     11#include <linux/of_device.h>
     12#include <linux/platform_device.h>
     13
     14#include "clk-gate.h"
     15#include "clk-mtk.h"
     16#include "clk-mux.h"
     17#include "clk-pll.h"
     18
     19#include <dt-bindings/clock/mt7986-clk.h>
     20#include <linux/clk.h>
     21
     22#define MT7986_PLL_FMAX (2500UL * MHZ)
     23#define CON0_MT7986_RST_BAR BIT(27)
     24
     25#define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,       \
     26		 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift,         \
     27		 _div_table, _parent_name)                                     \
     28	{                                                                      \
     29		.id = _id, .name = _name, .reg = _reg, .pwr_reg = _pwr_reg,    \
     30		.en_mask = _en_mask, .flags = _flags,                          \
     31		.rst_bar_mask = CON0_MT7986_RST_BAR, .fmax = MT7986_PLL_FMAX,  \
     32		.pcwbits = _pcwbits, .pd_reg = _pd_reg, .pd_shift = _pd_shift, \
     33		.tuner_reg = _tuner_reg, .pcw_reg = _pcw_reg,                  \
     34		.pcw_shift = _pcw_shift, .div_table = _div_table,              \
     35		.parent_name = _parent_name,                                   \
     36	}
     37
     38#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg,   \
     39	    _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift)                       \
     40	PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,       \
     41		 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, NULL,   \
     42		 "clkxtal")
     43
     44static const struct mtk_pll_data plls[] = {
     45	PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x0, 0, 32,
     46	    0x0200, 4, 0, 0x0204, 0),
     47	PLL(CLK_APMIXED_NET2PLL, "net2pll", 0x0210, 0x021C, 0x0, 0, 32,
     48	    0x0210, 4, 0, 0x0214, 0),
     49	PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0220, 0x022C, 0x0, 0, 32,
     50	    0x0220, 4, 0, 0x0224, 0),
     51	PLL(CLK_APMIXED_SGMPLL, "sgmpll", 0x0230, 0x023c, 0x0, 0, 32,
     52	    0x0230, 4, 0, 0x0234, 0),
     53	PLL(CLK_APMIXED_WEDMCUPLL, "wedmcupll", 0x0240, 0x024c, 0x0, 0,
     54	    32, 0x0240, 4, 0, 0x0244, 0),
     55	PLL(CLK_APMIXED_NET1PLL, "net1pll", 0x0250, 0x025c, 0x0, 0, 32,
     56	    0x0250, 4, 0, 0x0254, 0),
     57	PLL(CLK_APMIXED_MPLL, "mpll", 0x0260, 0x0270, 0x0, 0, 32, 0x0260,
     58	    4, 0, 0x0264, 0),
     59	PLL(CLK_APMIXED_APLL2, "apll2", 0x0278, 0x0288, 0x0, 0, 32,
     60	    0x0278, 4, 0, 0x027c, 0),
     61};
     62
     63static const struct of_device_id of_match_clk_mt7986_apmixed[] = {
     64	{ .compatible = "mediatek,mt7986-apmixedsys", },
     65	{}
     66};
     67
     68static int clk_mt7986_apmixed_probe(struct platform_device *pdev)
     69{
     70	struct clk_hw_onecell_data *clk_data;
     71	struct device_node *node = pdev->dev.of_node;
     72	int r;
     73
     74	clk_data = mtk_alloc_clk_data(ARRAY_SIZE(plls));
     75	if (!clk_data)
     76		return -ENOMEM;
     77
     78	mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);
     79
     80	clk_prepare_enable(clk_data->hws[CLK_APMIXED_ARMPLL]->clk);
     81
     82	r = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
     83	if (r) {
     84		pr_err("%s(): could not register clock provider: %d\n",
     85		       __func__, r);
     86		goto free_apmixed_data;
     87	}
     88	return r;
     89
     90free_apmixed_data:
     91	mtk_free_clk_data(clk_data);
     92	return r;
     93}
     94
     95static struct platform_driver clk_mt7986_apmixed_drv = {
     96	.probe = clk_mt7986_apmixed_probe,
     97	.driver = {
     98		.name = "clk-mt7986-apmixed",
     99		.of_match_table = of_match_clk_mt7986_apmixed,
    100	},
    101};
    102builtin_platform_driver(clk_mt7986_apmixed_drv);