cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

clk-exynos5410.c (10562B)


      1// SPDX-License-Identifier: GPL-2.0-only
      2/*
      3 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
      4 * Author: Tarek Dakhran <t.dakhran@samsung.com>
      5 *
      6 * Common Clock Framework support for Exynos5410 SoC.
      7*/
      8
      9#include <dt-bindings/clock/exynos5410.h>
     10
     11#include <linux/clk-provider.h>
     12#include <linux/of.h>
     13#include <linux/of_address.h>
     14#include <linux/clk.h>
     15
     16#include "clk.h"
     17
     18#define APLL_LOCK               0x0
     19#define APLL_CON0               0x100
     20#define CPLL_LOCK               0x10020
     21#define CPLL_CON0               0x10120
     22#define EPLL_LOCK               0x10040
     23#define EPLL_CON0               0x10130
     24#define MPLL_LOCK               0x4000
     25#define MPLL_CON0               0x4100
     26#define BPLL_LOCK               0x20010
     27#define BPLL_CON0               0x20110
     28#define KPLL_LOCK               0x28000
     29#define KPLL_CON0               0x28100
     30
     31#define SRC_CPU			0x200
     32#define DIV_CPU0		0x500
     33#define SRC_CPERI1		0x4204
     34#define GATE_IP_G2D		0x8800
     35#define DIV_TOP0		0x10510
     36#define DIV_TOP1		0x10514
     37#define DIV_FSYS0		0x10548
     38#define DIV_FSYS1		0x1054c
     39#define DIV_FSYS2		0x10550
     40#define DIV_PERIC0		0x10558
     41#define DIV_PERIC3		0x10564
     42#define SRC_TOP0		0x10210
     43#define SRC_TOP1		0x10214
     44#define SRC_TOP2		0x10218
     45#define SRC_FSYS		0x10244
     46#define SRC_PERIC0		0x10250
     47#define SRC_MASK_FSYS		0x10340
     48#define SRC_MASK_PERIC0		0x10350
     49#define GATE_BUS_FSYS0		0x10740
     50#define GATE_TOP_SCLK_FSYS	0x10840
     51#define GATE_TOP_SCLK_PERIC	0x10850
     52#define GATE_IP_FSYS		0x10944
     53#define GATE_IP_PERIC		0x10950
     54#define GATE_IP_PERIS		0x10960
     55#define SRC_CDREX		0x20200
     56#define SRC_KFC			0x28200
     57#define DIV_KFC0		0x28500
     58
     59/* list of PLLs */
     60enum exynos5410_plls {
     61	apll, cpll, epll, mpll,
     62	bpll, kpll,
     63	nr_plls                 /* number of PLLs */
     64};
     65
     66/* list of all parent clocks */
     67PNAME(apll_p)		= { "fin_pll", "fout_apll", };
     68PNAME(bpll_p)		= { "fin_pll", "fout_bpll", };
     69PNAME(cpll_p)		= { "fin_pll", "fout_cpll" };
     70PNAME(epll_p)		= { "fin_pll", "fout_epll" };
     71PNAME(mpll_p)		= { "fin_pll", "fout_mpll", };
     72PNAME(kpll_p)		= { "fin_pll", "fout_kpll", };
     73
     74PNAME(mout_cpu_p)	= { "mout_apll", "sclk_mpll", };
     75PNAME(mout_kfc_p)	= { "mout_kpll", "sclk_mpll", };
     76
     77PNAME(mpll_user_p)	= { "fin_pll", "sclk_mpll", };
     78PNAME(bpll_user_p)	= { "fin_pll", "sclk_bpll", };
     79PNAME(mpll_bpll_p)	= { "sclk_mpll_muxed", "sclk_bpll_muxed", };
     80PNAME(sclk_mpll_bpll_p)	= { "sclk_mpll_bpll", "fin_pll", };
     81
     82PNAME(group2_p)		= { "fin_pll", "fin_pll", "none", "none",
     83			"none", "none", "sclk_mpll_bpll",
     84			 "none", "none", "sclk_cpll" };
     85
     86static const struct samsung_mux_clock exynos5410_mux_clks[] __initconst = {
     87	MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1),
     88	MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),
     89
     90	MUX(0, "mout_kpll", kpll_p, SRC_KFC, 0, 1),
     91	MUX(0, "mout_kfc", mout_kfc_p, SRC_KFC, 16, 1),
     92
     93	MUX(0, "sclk_mpll", mpll_p, SRC_CPERI1, 8, 1),
     94	MUX(0, "sclk_mpll_muxed", mpll_user_p, SRC_TOP2, 20, 1),
     95
     96	MUX(0, "sclk_bpll", bpll_p, SRC_CDREX, 0, 1),
     97	MUX(0, "sclk_bpll_muxed", bpll_user_p, SRC_TOP2, 24, 1),
     98
     99	MUX(0, "sclk_epll", epll_p, SRC_TOP2, 12, 1),
    100
    101	MUX(0, "sclk_cpll", cpll_p, SRC_TOP2, 8, 1),
    102
    103	MUX(0, "sclk_mpll_bpll", mpll_bpll_p, SRC_TOP1, 20, 1),
    104
    105	MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4),
    106	MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4),
    107	MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4),
    108	MUX(0, "mout_usbd300", sclk_mpll_bpll_p, SRC_FSYS, 28, 1),
    109	MUX(0, "mout_usbd301", sclk_mpll_bpll_p, SRC_FSYS, 29, 1),
    110
    111	MUX(0, "mout_uart0", group2_p, SRC_PERIC0, 0, 4),
    112	MUX(0, "mout_uart1", group2_p, SRC_PERIC0, 4, 4),
    113	MUX(0, "mout_uart2", group2_p, SRC_PERIC0, 8, 4),
    114	MUX(0, "mout_uart3", group2_p, SRC_PERIC0, 12, 4),
    115	MUX(0, "mout_pwm", group2_p, SRC_PERIC0, 24, 4),
    116
    117	MUX(0, "mout_aclk200", mpll_bpll_p, SRC_TOP0, 12, 1),
    118	MUX(0, "mout_aclk400", mpll_bpll_p, SRC_TOP0, 20, 1),
    119};
    120
    121static const struct samsung_div_clock exynos5410_div_clks[] __initconst = {
    122	DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3),
    123	DIV(0, "div_arm2", "div_arm", DIV_CPU0, 28, 3),
    124
    125	DIV(0, "div_acp", "div_arm2", DIV_CPU0, 8, 3),
    126	DIV(0, "div_cpud", "div_arm2", DIV_CPU0, 4, 3),
    127	DIV(0, "div_atb", "div_arm2", DIV_CPU0, 16, 3),
    128	DIV(0, "pclk_dbg", "div_arm2", DIV_CPU0, 20, 3),
    129
    130	DIV(0, "div_kfc", "mout_kfc", DIV_KFC0, 0, 3),
    131	DIV(0, "div_aclk", "div_kfc", DIV_KFC0, 4, 3),
    132	DIV(0, "div_pclk", "div_kfc", DIV_KFC0, 20, 3),
    133
    134	DIV(0, "aclk66_pre", "sclk_mpll_muxed", DIV_TOP1, 24, 3),
    135	DIV(0, "aclk66", "aclk66_pre", DIV_TOP0, 0, 3),
    136
    137	DIV(0, "dout_usbphy300", "mout_usbd300", DIV_FSYS0, 16, 4),
    138	DIV(0, "dout_usbphy301", "mout_usbd301", DIV_FSYS0, 20, 4),
    139	DIV(0, "dout_usbd300", "mout_usbd300", DIV_FSYS0, 24, 4),
    140	DIV(0, "dout_usbd301", "mout_usbd301", DIV_FSYS0, 28, 4),
    141
    142	DIV(0, "div_mmc0", "mout_mmc0", DIV_FSYS1, 0, 4),
    143	DIV(0, "div_mmc1", "mout_mmc1", DIV_FSYS1, 16, 4),
    144	DIV(0, "div_mmc2", "mout_mmc2", DIV_FSYS2, 0, 4),
    145
    146	DIV_F(0, "div_mmc_pre0", "div_mmc0",
    147			DIV_FSYS1, 8, 8, CLK_SET_RATE_PARENT, 0),
    148	DIV_F(0, "div_mmc_pre1", "div_mmc1",
    149			DIV_FSYS1, 24, 8, CLK_SET_RATE_PARENT, 0),
    150	DIV_F(0, "div_mmc_pre2", "div_mmc2",
    151			DIV_FSYS2, 8, 8, CLK_SET_RATE_PARENT, 0),
    152
    153	DIV(0, "div_uart0", "mout_uart0", DIV_PERIC0, 0, 4),
    154	DIV(0, "div_uart1", "mout_uart1", DIV_PERIC0, 4, 4),
    155	DIV(0, "div_uart2", "mout_uart2", DIV_PERIC0, 8, 4),
    156	DIV(0, "div_uart3", "mout_uart3", DIV_PERIC0, 12, 4),
    157
    158	DIV(0, "dout_pwm", "mout_pwm", DIV_PERIC3, 0, 4),
    159
    160	DIV(0, "aclk200", "mout_aclk200", DIV_TOP0, 12, 3),
    161	DIV(0, "aclk266", "mpll_user_p", DIV_TOP0, 16, 3),
    162	DIV(0, "aclk400", "mout_aclk400", DIV_TOP0, 24, 3),
    163};
    164
    165static const struct samsung_gate_clock exynos5410_gate_clks[] __initconst = {
    166	GATE(CLK_SSS, "sss", "aclk266", GATE_IP_G2D, 2, 0, 0),
    167	GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0),
    168	GATE(CLK_WDT, "wdt", "aclk66", GATE_IP_PERIS, 19, 0, 0),
    169	GATE(CLK_RTC, "rtc", "aclk66", GATE_IP_PERIS, 20, 0, 0),
    170	GATE(CLK_TMU, "tmu", "aclk66", GATE_IP_PERIS, 21, 0, 0),
    171
    172	GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0",
    173			SRC_MASK_FSYS, 0, CLK_SET_RATE_PARENT, 0),
    174	GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc_pre1",
    175			SRC_MASK_FSYS, 4, CLK_SET_RATE_PARENT, 0),
    176	GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
    177			SRC_MASK_FSYS, 8, CLK_SET_RATE_PARENT, 0),
    178
    179	GATE(CLK_MMC0, "sdmmc0", "aclk200", GATE_BUS_FSYS0, 12, 0, 0),
    180	GATE(CLK_MMC1, "sdmmc1", "aclk200", GATE_BUS_FSYS0, 13, 0, 0),
    181	GATE(CLK_MMC2, "sdmmc2", "aclk200", GATE_BUS_FSYS0, 14, 0, 0),
    182	GATE(CLK_PDMA1, "pdma1", "aclk200", GATE_BUS_FSYS0, 2, 0, 0),
    183	GATE(CLK_PDMA0, "pdma0", "aclk200", GATE_BUS_FSYS0, 1, 0, 0),
    184
    185	GATE(CLK_SCLK_USBPHY301, "sclk_usbphy301", "dout_usbphy301",
    186	     GATE_TOP_SCLK_FSYS, 7, CLK_SET_RATE_PARENT, 0),
    187	GATE(CLK_SCLK_USBPHY300, "sclk_usbphy300", "dout_usbphy300",
    188	     GATE_TOP_SCLK_FSYS, 8, CLK_SET_RATE_PARENT, 0),
    189	GATE(CLK_SCLK_USBD300, "sclk_usbd300", "dout_usbd300",
    190	     GATE_TOP_SCLK_FSYS, 9, CLK_SET_RATE_PARENT, 0),
    191	GATE(CLK_SCLK_USBD301, "sclk_usbd301", "dout_usbd301",
    192	     GATE_TOP_SCLK_FSYS, 10, CLK_SET_RATE_PARENT, 0),
    193
    194	GATE(CLK_SCLK_PWM, "sclk_pwm", "dout_pwm",
    195	     GATE_TOP_SCLK_PERIC, 11, CLK_SET_RATE_PARENT, 0),
    196
    197	GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
    198	GATE(CLK_UART1, "uart1", "aclk66", GATE_IP_PERIC, 1, 0, 0),
    199	GATE(CLK_UART2, "uart2", "aclk66", GATE_IP_PERIC, 2, 0, 0),
    200	GATE(CLK_UART3, "uart3", "aclk66", GATE_IP_PERIC, 3, 0, 0),
    201	GATE(CLK_I2C0, "i2c0", "aclk66", GATE_IP_PERIC, 6, 0, 0),
    202	GATE(CLK_I2C1, "i2c1", "aclk66", GATE_IP_PERIC, 7, 0, 0),
    203	GATE(CLK_I2C2, "i2c2", "aclk66", GATE_IP_PERIC, 8, 0, 0),
    204	GATE(CLK_I2C3, "i2c3", "aclk66", GATE_IP_PERIC, 9, 0, 0),
    205	GATE(CLK_USI0, "usi0", "aclk66", GATE_IP_PERIC, 10, 0, 0),
    206	GATE(CLK_USI1, "usi1", "aclk66", GATE_IP_PERIC, 11, 0, 0),
    207	GATE(CLK_USI2, "usi2", "aclk66", GATE_IP_PERIC, 12, 0, 0),
    208	GATE(CLK_USI3, "usi3", "aclk66", GATE_IP_PERIC, 13, 0, 0),
    209	GATE(CLK_TSADC, "tsadc", "aclk66", GATE_IP_PERIC, 15, 0, 0),
    210	GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
    211
    212	GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
    213			SRC_MASK_PERIC0, 0, CLK_SET_RATE_PARENT, 0),
    214	GATE(CLK_SCLK_UART1, "sclk_uart1", "div_uart1",
    215			SRC_MASK_PERIC0, 4, CLK_SET_RATE_PARENT, 0),
    216	GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",
    217			SRC_MASK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),
    218	GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
    219			SRC_MASK_PERIC0, 12, CLK_SET_RATE_PARENT, 0),
    220
    221	GATE(CLK_USBH20, "usbh20", "aclk200_fsys", GATE_IP_FSYS, 18, 0, 0),
    222	GATE(CLK_USBD300, "usbd300", "aclk200_fsys", GATE_IP_FSYS, 19, 0, 0),
    223	GATE(CLK_USBD301, "usbd301", "aclk200_fsys", GATE_IP_FSYS, 20, 0, 0),
    224};
    225
    226static const struct samsung_pll_rate_table exynos5410_pll2550x_24mhz_tbl[] __initconst = {
    227	PLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),
    228	PLL_36XX_RATE(24 * MHZ, 333000000U, 111, 2, 2, 0),
    229	PLL_36XX_RATE(24 * MHZ, 300000000U, 100, 2, 2, 0),
    230	PLL_36XX_RATE(24 * MHZ, 266000000U, 266, 3, 3, 0),
    231	PLL_36XX_RATE(24 * MHZ, 200000000U, 200, 3, 3, 0),
    232	PLL_36XX_RATE(24 * MHZ, 192000000U, 192, 3, 3, 0),
    233	PLL_36XX_RATE(24 * MHZ, 166000000U, 166, 3, 3, 0),
    234	PLL_36XX_RATE(24 * MHZ, 133000000U, 266, 3, 4, 0),
    235	PLL_36XX_RATE(24 * MHZ, 100000000U, 200, 3, 4, 0),
    236	PLL_36XX_RATE(24 * MHZ, 66000000U,  176, 2, 5, 0),
    237};
    238
    239static struct samsung_pll_clock exynos5410_plls[nr_plls] __initdata = {
    240	[apll] = PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK,
    241		APLL_CON0, NULL),
    242	[cpll] = PLL(pll_35xx, CLK_FOUT_CPLL, "fout_cpll", "fin_pll", CPLL_LOCK,
    243		CPLL_CON0, NULL),
    244	[epll] = PLL(pll_2650x, CLK_FOUT_EPLL, "fout_epll", "fin_pll", EPLL_LOCK,
    245		EPLL_CON0, NULL),
    246	[mpll] = PLL(pll_35xx, CLK_FOUT_MPLL, "fout_mpll", "fin_pll", MPLL_LOCK,
    247		MPLL_CON0, NULL),
    248	[bpll] = PLL(pll_35xx, CLK_FOUT_BPLL, "fout_bpll", "fin_pll", BPLL_LOCK,
    249		BPLL_CON0, NULL),
    250	[kpll] = PLL(pll_35xx, CLK_FOUT_KPLL, "fout_kpll", "fin_pll", KPLL_LOCK,
    251		KPLL_CON0, NULL),
    252};
    253
    254static const struct samsung_cmu_info cmu __initconst = {
    255	.pll_clks	= exynos5410_plls,
    256	.nr_pll_clks	= ARRAY_SIZE(exynos5410_plls),
    257	.mux_clks	= exynos5410_mux_clks,
    258	.nr_mux_clks	= ARRAY_SIZE(exynos5410_mux_clks),
    259	.div_clks	= exynos5410_div_clks,
    260	.nr_div_clks	= ARRAY_SIZE(exynos5410_div_clks),
    261	.gate_clks	= exynos5410_gate_clks,
    262	.nr_gate_clks	= ARRAY_SIZE(exynos5410_gate_clks),
    263	.nr_clk_ids	= CLK_NR_CLKS,
    264};
    265
    266/* register exynos5410 clocks */
    267static void __init exynos5410_clk_init(struct device_node *np)
    268{
    269	struct clk *xxti = of_clk_get(np, 0);
    270
    271	if (!IS_ERR(xxti) && clk_get_rate(xxti) == 24 * MHZ)
    272		exynos5410_plls[epll].rate_table = exynos5410_pll2550x_24mhz_tbl;
    273
    274	samsung_cmu_register_one(np, &cmu);
    275
    276	pr_debug("Exynos5410: clock setup completed.\n");
    277}
    278CLK_OF_DECLARE(exynos5410_clk, "samsung,exynos5410-clock", exynos5410_clk_init);