cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

qat_uclo.c (61588B)


      1// SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0-only)
      2/* Copyright(c) 2014 - 2020 Intel Corporation */
      3#include <linux/slab.h>
      4#include <linux/ctype.h>
      5#include <linux/kernel.h>
      6#include <linux/delay.h>
      7#include <linux/pci_ids.h>
      8#include "adf_accel_devices.h"
      9#include "adf_common_drv.h"
     10#include "icp_qat_uclo.h"
     11#include "icp_qat_hal.h"
     12#include "icp_qat_fw_loader_handle.h"
     13
     14#define UWORD_CPYBUF_SIZE 1024
     15#define INVLD_UWORD 0xffffffffffull
     16#define PID_MINOR_REV 0xf
     17#define PID_MAJOR_REV (0xf << 4)
     18
     19static int qat_uclo_init_ae_data(struct icp_qat_uclo_objhandle *obj_handle,
     20				 unsigned int ae, unsigned int image_num)
     21{
     22	struct icp_qat_uclo_aedata *ae_data;
     23	struct icp_qat_uclo_encapme *encap_image;
     24	struct icp_qat_uclo_page *page = NULL;
     25	struct icp_qat_uclo_aeslice *ae_slice = NULL;
     26
     27	ae_data = &obj_handle->ae_data[ae];
     28	encap_image = &obj_handle->ae_uimage[image_num];
     29	ae_slice = &ae_data->ae_slices[ae_data->slice_num];
     30	ae_slice->encap_image = encap_image;
     31
     32	if (encap_image->img_ptr) {
     33		ae_slice->ctx_mask_assigned =
     34					encap_image->img_ptr->ctx_assigned;
     35		ae_data->eff_ustore_size = obj_handle->ustore_phy_size;
     36	} else {
     37		ae_slice->ctx_mask_assigned = 0;
     38	}
     39	ae_slice->region = kzalloc(sizeof(*ae_slice->region), GFP_KERNEL);
     40	if (!ae_slice->region)
     41		return -ENOMEM;
     42	ae_slice->page = kzalloc(sizeof(*ae_slice->page), GFP_KERNEL);
     43	if (!ae_slice->page)
     44		goto out_err;
     45	page = ae_slice->page;
     46	page->encap_page = encap_image->page;
     47	ae_slice->page->region = ae_slice->region;
     48	ae_data->slice_num++;
     49	return 0;
     50out_err:
     51	kfree(ae_slice->region);
     52	ae_slice->region = NULL;
     53	return -ENOMEM;
     54}
     55
     56static int qat_uclo_free_ae_data(struct icp_qat_uclo_aedata *ae_data)
     57{
     58	unsigned int i;
     59
     60	if (!ae_data) {
     61		pr_err("QAT: bad argument, ae_data is NULL\n ");
     62		return -EINVAL;
     63	}
     64
     65	for (i = 0; i < ae_data->slice_num; i++) {
     66		kfree(ae_data->ae_slices[i].region);
     67		ae_data->ae_slices[i].region = NULL;
     68		kfree(ae_data->ae_slices[i].page);
     69		ae_data->ae_slices[i].page = NULL;
     70	}
     71	return 0;
     72}
     73
     74static char *qat_uclo_get_string(struct icp_qat_uof_strtable *str_table,
     75				 unsigned int str_offset)
     76{
     77	if (!str_table->table_len || str_offset > str_table->table_len)
     78		return NULL;
     79	return (char *)(((uintptr_t)(str_table->strings)) + str_offset);
     80}
     81
     82static int qat_uclo_check_uof_format(struct icp_qat_uof_filehdr *hdr)
     83{
     84	int maj = hdr->maj_ver & 0xff;
     85	int min = hdr->min_ver & 0xff;
     86
     87	if (hdr->file_id != ICP_QAT_UOF_FID) {
     88		pr_err("QAT: Invalid header 0x%x\n", hdr->file_id);
     89		return -EINVAL;
     90	}
     91	if (min != ICP_QAT_UOF_MINVER || maj != ICP_QAT_UOF_MAJVER) {
     92		pr_err("QAT: bad UOF version, major 0x%x, minor 0x%x\n",
     93		       maj, min);
     94		return -EINVAL;
     95	}
     96	return 0;
     97}
     98
     99static int qat_uclo_check_suof_format(struct icp_qat_suof_filehdr *suof_hdr)
    100{
    101	int maj = suof_hdr->maj_ver & 0xff;
    102	int min = suof_hdr->min_ver & 0xff;
    103
    104	if (suof_hdr->file_id != ICP_QAT_SUOF_FID) {
    105		pr_err("QAT: invalid header 0x%x\n", suof_hdr->file_id);
    106		return -EINVAL;
    107	}
    108	if (suof_hdr->fw_type != 0) {
    109		pr_err("QAT: unsupported firmware type\n");
    110		return -EINVAL;
    111	}
    112	if (suof_hdr->num_chunks <= 0x1) {
    113		pr_err("QAT: SUOF chunk amount is incorrect\n");
    114		return -EINVAL;
    115	}
    116	if (maj != ICP_QAT_SUOF_MAJVER || min != ICP_QAT_SUOF_MINVER) {
    117		pr_err("QAT: bad SUOF version, major 0x%x, minor 0x%x\n",
    118		       maj, min);
    119		return -EINVAL;
    120	}
    121	return 0;
    122}
    123
    124static void qat_uclo_wr_sram_by_words(struct icp_qat_fw_loader_handle *handle,
    125				      unsigned int addr, unsigned int *val,
    126				      unsigned int num_in_bytes)
    127{
    128	unsigned int outval;
    129	unsigned char *ptr = (unsigned char *)val;
    130
    131	while (num_in_bytes) {
    132		memcpy(&outval, ptr, 4);
    133		SRAM_WRITE(handle, addr, outval);
    134		num_in_bytes -= 4;
    135		ptr += 4;
    136		addr += 4;
    137	}
    138}
    139
    140static void qat_uclo_wr_umem_by_words(struct icp_qat_fw_loader_handle *handle,
    141				      unsigned char ae, unsigned int addr,
    142				      unsigned int *val,
    143				      unsigned int num_in_bytes)
    144{
    145	unsigned int outval;
    146	unsigned char *ptr = (unsigned char *)val;
    147
    148	addr >>= 0x2; /* convert to uword address */
    149
    150	while (num_in_bytes) {
    151		memcpy(&outval, ptr, 4);
    152		qat_hal_wr_umem(handle, ae, addr++, 1, &outval);
    153		num_in_bytes -= 4;
    154		ptr += 4;
    155	}
    156}
    157
    158static void qat_uclo_batch_wr_umem(struct icp_qat_fw_loader_handle *handle,
    159				   unsigned char ae,
    160				   struct icp_qat_uof_batch_init
    161				   *umem_init_header)
    162{
    163	struct icp_qat_uof_batch_init *umem_init;
    164
    165	if (!umem_init_header)
    166		return;
    167	umem_init = umem_init_header->next;
    168	while (umem_init) {
    169		unsigned int addr, *value, size;
    170
    171		ae = umem_init->ae;
    172		addr = umem_init->addr;
    173		value = umem_init->value;
    174		size = umem_init->size;
    175		qat_uclo_wr_umem_by_words(handle, ae, addr, value, size);
    176		umem_init = umem_init->next;
    177	}
    178}
    179
    180static void
    181qat_uclo_cleanup_batch_init_list(struct icp_qat_fw_loader_handle *handle,
    182				 struct icp_qat_uof_batch_init **base)
    183{
    184	struct icp_qat_uof_batch_init *umem_init;
    185
    186	umem_init = *base;
    187	while (umem_init) {
    188		struct icp_qat_uof_batch_init *pre;
    189
    190		pre = umem_init;
    191		umem_init = umem_init->next;
    192		kfree(pre);
    193	}
    194	*base = NULL;
    195}
    196
    197static int qat_uclo_parse_num(char *str, unsigned int *num)
    198{
    199	char buf[16] = {0};
    200	unsigned long ae = 0;
    201	int i;
    202
    203	strncpy(buf, str, 15);
    204	for (i = 0; i < 16; i++) {
    205		if (!isdigit(buf[i])) {
    206			buf[i] = '\0';
    207			break;
    208		}
    209	}
    210	if ((kstrtoul(buf, 10, &ae)))
    211		return -EFAULT;
    212
    213	*num = (unsigned int)ae;
    214	return 0;
    215}
    216
    217static int qat_uclo_fetch_initmem_ae(struct icp_qat_fw_loader_handle *handle,
    218				     struct icp_qat_uof_initmem *init_mem,
    219				     unsigned int size_range, unsigned int *ae)
    220{
    221	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    222	char *str;
    223
    224	if ((init_mem->addr + init_mem->num_in_bytes) > (size_range << 0x2)) {
    225		pr_err("QAT: initmem is out of range");
    226		return -EINVAL;
    227	}
    228	if (init_mem->scope != ICP_QAT_UOF_LOCAL_SCOPE) {
    229		pr_err("QAT: Memory scope for init_mem error\n");
    230		return -EINVAL;
    231	}
    232	str = qat_uclo_get_string(&obj_handle->str_table, init_mem->sym_name);
    233	if (!str) {
    234		pr_err("QAT: AE name assigned in UOF init table is NULL\n");
    235		return -EINVAL;
    236	}
    237	if (qat_uclo_parse_num(str, ae)) {
    238		pr_err("QAT: Parse num for AE number failed\n");
    239		return -EINVAL;
    240	}
    241	if (*ae >= ICP_QAT_UCLO_MAX_AE) {
    242		pr_err("QAT: ae %d out of range\n", *ae);
    243		return -EINVAL;
    244	}
    245	return 0;
    246}
    247
    248static int qat_uclo_create_batch_init_list(struct icp_qat_fw_loader_handle
    249					   *handle, struct icp_qat_uof_initmem
    250					   *init_mem, unsigned int ae,
    251					   struct icp_qat_uof_batch_init
    252					   **init_tab_base)
    253{
    254	struct icp_qat_uof_batch_init *init_header, *tail;
    255	struct icp_qat_uof_batch_init *mem_init, *tail_old;
    256	struct icp_qat_uof_memvar_attr *mem_val_attr;
    257	unsigned int i, flag = 0;
    258
    259	mem_val_attr =
    260		(struct icp_qat_uof_memvar_attr *)((uintptr_t)init_mem +
    261		sizeof(struct icp_qat_uof_initmem));
    262
    263	init_header = *init_tab_base;
    264	if (!init_header) {
    265		init_header = kzalloc(sizeof(*init_header), GFP_KERNEL);
    266		if (!init_header)
    267			return -ENOMEM;
    268		init_header->size = 1;
    269		*init_tab_base = init_header;
    270		flag = 1;
    271	}
    272	tail_old = init_header;
    273	while (tail_old->next)
    274		tail_old = tail_old->next;
    275	tail = tail_old;
    276	for (i = 0; i < init_mem->val_attr_num; i++) {
    277		mem_init = kzalloc(sizeof(*mem_init), GFP_KERNEL);
    278		if (!mem_init)
    279			goto out_err;
    280		mem_init->ae = ae;
    281		mem_init->addr = init_mem->addr + mem_val_attr->offset_in_byte;
    282		mem_init->value = &mem_val_attr->value;
    283		mem_init->size = 4;
    284		mem_init->next = NULL;
    285		tail->next = mem_init;
    286		tail = mem_init;
    287		init_header->size += qat_hal_get_ins_num();
    288		mem_val_attr++;
    289	}
    290	return 0;
    291out_err:
    292	/* Do not free the list head unless we allocated it. */
    293	tail_old = tail_old->next;
    294	if (flag) {
    295		kfree(*init_tab_base);
    296		*init_tab_base = NULL;
    297	}
    298
    299	while (tail_old) {
    300		mem_init = tail_old->next;
    301		kfree(tail_old);
    302		tail_old = mem_init;
    303	}
    304	return -ENOMEM;
    305}
    306
    307static int qat_uclo_init_lmem_seg(struct icp_qat_fw_loader_handle *handle,
    308				  struct icp_qat_uof_initmem *init_mem)
    309{
    310	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    311	unsigned int ae;
    312
    313	if (qat_uclo_fetch_initmem_ae(handle, init_mem,
    314				      handle->chip_info->lm_size, &ae))
    315		return -EINVAL;
    316	if (qat_uclo_create_batch_init_list(handle, init_mem, ae,
    317					    &obj_handle->lm_init_tab[ae]))
    318		return -EINVAL;
    319	return 0;
    320}
    321
    322static int qat_uclo_init_umem_seg(struct icp_qat_fw_loader_handle *handle,
    323				  struct icp_qat_uof_initmem *init_mem)
    324{
    325	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    326	unsigned int ae, ustore_size, uaddr, i;
    327	struct icp_qat_uclo_aedata *aed;
    328
    329	ustore_size = obj_handle->ustore_phy_size;
    330	if (qat_uclo_fetch_initmem_ae(handle, init_mem, ustore_size, &ae))
    331		return -EINVAL;
    332	if (qat_uclo_create_batch_init_list(handle, init_mem, ae,
    333					    &obj_handle->umem_init_tab[ae]))
    334		return -EINVAL;
    335	/* set the highest ustore address referenced */
    336	uaddr = (init_mem->addr + init_mem->num_in_bytes) >> 0x2;
    337	aed = &obj_handle->ae_data[ae];
    338	for (i = 0; i < aed->slice_num; i++) {
    339		if (aed->ae_slices[i].encap_image->uwords_num < uaddr)
    340			aed->ae_slices[i].encap_image->uwords_num = uaddr;
    341	}
    342	return 0;
    343}
    344
    345static int qat_uclo_init_ae_memory(struct icp_qat_fw_loader_handle *handle,
    346				   struct icp_qat_uof_initmem *init_mem)
    347{
    348	switch (init_mem->region) {
    349	case ICP_QAT_UOF_LMEM_REGION:
    350		if (qat_uclo_init_lmem_seg(handle, init_mem))
    351			return -EINVAL;
    352		break;
    353	case ICP_QAT_UOF_UMEM_REGION:
    354		if (qat_uclo_init_umem_seg(handle, init_mem))
    355			return -EINVAL;
    356		break;
    357	default:
    358		pr_err("QAT: initmem region error. region type=0x%x\n",
    359		       init_mem->region);
    360		return -EINVAL;
    361	}
    362	return 0;
    363}
    364
    365static int qat_uclo_init_ustore(struct icp_qat_fw_loader_handle *handle,
    366				struct icp_qat_uclo_encapme *image)
    367{
    368	unsigned int i;
    369	struct icp_qat_uclo_encap_page *page;
    370	struct icp_qat_uof_image *uof_image;
    371	unsigned char ae;
    372	unsigned int ustore_size;
    373	unsigned int patt_pos;
    374	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    375	unsigned long ae_mask = handle->hal_handle->ae_mask;
    376	unsigned long cfg_ae_mask = handle->cfg_ae_mask;
    377	u64 *fill_data;
    378
    379	uof_image = image->img_ptr;
    380	fill_data = kcalloc(ICP_QAT_UCLO_MAX_USTORE, sizeof(u64),
    381			    GFP_KERNEL);
    382	if (!fill_data)
    383		return -ENOMEM;
    384	for (i = 0; i < ICP_QAT_UCLO_MAX_USTORE; i++)
    385		memcpy(&fill_data[i], &uof_image->fill_pattern,
    386		       sizeof(u64));
    387	page = image->page;
    388
    389	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
    390		unsigned long ae_assigned = uof_image->ae_assigned;
    391
    392		if (!test_bit(ae, &ae_assigned))
    393			continue;
    394
    395		if (!test_bit(ae, &cfg_ae_mask))
    396			continue;
    397
    398		ustore_size = obj_handle->ae_data[ae].eff_ustore_size;
    399		patt_pos = page->beg_addr_p + page->micro_words_num;
    400
    401		qat_hal_wr_uwords(handle, (unsigned char)ae, 0,
    402				  page->beg_addr_p, &fill_data[0]);
    403		qat_hal_wr_uwords(handle, (unsigned char)ae, patt_pos,
    404				  ustore_size - patt_pos + 1,
    405				  &fill_data[page->beg_addr_p]);
    406	}
    407	kfree(fill_data);
    408	return 0;
    409}
    410
    411static int qat_uclo_init_memory(struct icp_qat_fw_loader_handle *handle)
    412{
    413	int i, ae;
    414	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    415	struct icp_qat_uof_initmem *initmem = obj_handle->init_mem_tab.init_mem;
    416	unsigned long ae_mask = handle->hal_handle->ae_mask;
    417
    418	for (i = 0; i < obj_handle->init_mem_tab.entry_num; i++) {
    419		if (initmem->num_in_bytes) {
    420			if (qat_uclo_init_ae_memory(handle, initmem))
    421				return -EINVAL;
    422		}
    423		initmem = (struct icp_qat_uof_initmem *)((uintptr_t)(
    424			(uintptr_t)initmem +
    425			sizeof(struct icp_qat_uof_initmem)) +
    426			(sizeof(struct icp_qat_uof_memvar_attr) *
    427			initmem->val_attr_num));
    428	}
    429
    430	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
    431		if (qat_hal_batch_wr_lm(handle, ae,
    432					obj_handle->lm_init_tab[ae])) {
    433			pr_err("QAT: fail to batch init lmem for AE %d\n", ae);
    434			return -EINVAL;
    435		}
    436		qat_uclo_cleanup_batch_init_list(handle,
    437						 &obj_handle->lm_init_tab[ae]);
    438		qat_uclo_batch_wr_umem(handle, ae,
    439				       obj_handle->umem_init_tab[ae]);
    440		qat_uclo_cleanup_batch_init_list(handle,
    441						 &obj_handle->
    442						 umem_init_tab[ae]);
    443	}
    444	return 0;
    445}
    446
    447static void *qat_uclo_find_chunk(struct icp_qat_uof_objhdr *obj_hdr,
    448				 char *chunk_id, void *cur)
    449{
    450	int i;
    451	struct icp_qat_uof_chunkhdr *chunk_hdr =
    452	    (struct icp_qat_uof_chunkhdr *)
    453	    ((uintptr_t)obj_hdr + sizeof(struct icp_qat_uof_objhdr));
    454
    455	for (i = 0; i < obj_hdr->num_chunks; i++) {
    456		if ((cur < (void *)&chunk_hdr[i]) &&
    457		    !strncmp(chunk_hdr[i].chunk_id, chunk_id,
    458			     ICP_QAT_UOF_OBJID_LEN)) {
    459			return &chunk_hdr[i];
    460		}
    461	}
    462	return NULL;
    463}
    464
    465static unsigned int qat_uclo_calc_checksum(unsigned int reg, int ch)
    466{
    467	int i;
    468	unsigned int topbit = 1 << 0xF;
    469	unsigned int inbyte = (unsigned int)((reg >> 0x18) ^ ch);
    470
    471	reg ^= inbyte << 0x8;
    472	for (i = 0; i < 0x8; i++) {
    473		if (reg & topbit)
    474			reg = (reg << 1) ^ 0x1021;
    475		else
    476			reg <<= 1;
    477	}
    478	return reg & 0xFFFF;
    479}
    480
    481static unsigned int qat_uclo_calc_str_checksum(char *ptr, int num)
    482{
    483	unsigned int chksum = 0;
    484
    485	if (ptr)
    486		while (num--)
    487			chksum = qat_uclo_calc_checksum(chksum, *ptr++);
    488	return chksum;
    489}
    490
    491static struct icp_qat_uclo_objhdr *
    492qat_uclo_map_chunk(char *buf, struct icp_qat_uof_filehdr *file_hdr,
    493		   char *chunk_id)
    494{
    495	struct icp_qat_uof_filechunkhdr *file_chunk;
    496	struct icp_qat_uclo_objhdr *obj_hdr;
    497	char *chunk;
    498	int i;
    499
    500	file_chunk = (struct icp_qat_uof_filechunkhdr *)
    501		(buf + sizeof(struct icp_qat_uof_filehdr));
    502	for (i = 0; i < file_hdr->num_chunks; i++) {
    503		if (!strncmp(file_chunk->chunk_id, chunk_id,
    504			     ICP_QAT_UOF_OBJID_LEN)) {
    505			chunk = buf + file_chunk->offset;
    506			if (file_chunk->checksum != qat_uclo_calc_str_checksum(
    507				chunk, file_chunk->size))
    508				break;
    509			obj_hdr = kzalloc(sizeof(*obj_hdr), GFP_KERNEL);
    510			if (!obj_hdr)
    511				break;
    512			obj_hdr->file_buff = chunk;
    513			obj_hdr->checksum = file_chunk->checksum;
    514			obj_hdr->size = file_chunk->size;
    515			return obj_hdr;
    516		}
    517		file_chunk++;
    518	}
    519	return NULL;
    520}
    521
    522static int
    523qat_uclo_check_image_compat(struct icp_qat_uof_encap_obj *encap_uof_obj,
    524			    struct icp_qat_uof_image *image)
    525{
    526	struct icp_qat_uof_objtable *uc_var_tab, *imp_var_tab, *imp_expr_tab;
    527	struct icp_qat_uof_objtable *neigh_reg_tab;
    528	struct icp_qat_uof_code_page *code_page;
    529
    530	code_page = (struct icp_qat_uof_code_page *)
    531			((char *)image + sizeof(struct icp_qat_uof_image));
    532	uc_var_tab = (struct icp_qat_uof_objtable *)(encap_uof_obj->beg_uof +
    533		     code_page->uc_var_tab_offset);
    534	imp_var_tab = (struct icp_qat_uof_objtable *)(encap_uof_obj->beg_uof +
    535		      code_page->imp_var_tab_offset);
    536	imp_expr_tab = (struct icp_qat_uof_objtable *)
    537		       (encap_uof_obj->beg_uof +
    538		       code_page->imp_expr_tab_offset);
    539	if (uc_var_tab->entry_num || imp_var_tab->entry_num ||
    540	    imp_expr_tab->entry_num) {
    541		pr_err("QAT: UOF can't contain imported variable to be parsed\n");
    542		return -EINVAL;
    543	}
    544	neigh_reg_tab = (struct icp_qat_uof_objtable *)
    545			(encap_uof_obj->beg_uof +
    546			code_page->neigh_reg_tab_offset);
    547	if (neigh_reg_tab->entry_num) {
    548		pr_err("QAT: UOF can't contain neighbor register table\n");
    549		return -EINVAL;
    550	}
    551	if (image->numpages > 1) {
    552		pr_err("QAT: UOF can't contain multiple pages\n");
    553		return -EINVAL;
    554	}
    555	if (ICP_QAT_SHARED_USTORE_MODE(image->ae_mode)) {
    556		pr_err("QAT: UOF can't use shared control store feature\n");
    557		return -EFAULT;
    558	}
    559	if (RELOADABLE_CTX_SHARED_MODE(image->ae_mode)) {
    560		pr_err("QAT: UOF can't use reloadable feature\n");
    561		return -EFAULT;
    562	}
    563	return 0;
    564}
    565
    566static void qat_uclo_map_image_page(struct icp_qat_uof_encap_obj
    567				     *encap_uof_obj,
    568				     struct icp_qat_uof_image *img,
    569				     struct icp_qat_uclo_encap_page *page)
    570{
    571	struct icp_qat_uof_code_page *code_page;
    572	struct icp_qat_uof_code_area *code_area;
    573	struct icp_qat_uof_objtable *uword_block_tab;
    574	struct icp_qat_uof_uword_block *uwblock;
    575	int i;
    576
    577	code_page = (struct icp_qat_uof_code_page *)
    578			((char *)img + sizeof(struct icp_qat_uof_image));
    579	page->def_page = code_page->def_page;
    580	page->page_region = code_page->page_region;
    581	page->beg_addr_v = code_page->beg_addr_v;
    582	page->beg_addr_p = code_page->beg_addr_p;
    583	code_area = (struct icp_qat_uof_code_area *)(encap_uof_obj->beg_uof +
    584						code_page->code_area_offset);
    585	page->micro_words_num = code_area->micro_words_num;
    586	uword_block_tab = (struct icp_qat_uof_objtable *)
    587			  (encap_uof_obj->beg_uof +
    588			  code_area->uword_block_tab);
    589	page->uwblock_num = uword_block_tab->entry_num;
    590	uwblock = (struct icp_qat_uof_uword_block *)((char *)uword_block_tab +
    591			sizeof(struct icp_qat_uof_objtable));
    592	page->uwblock = (struct icp_qat_uclo_encap_uwblock *)uwblock;
    593	for (i = 0; i < uword_block_tab->entry_num; i++)
    594		page->uwblock[i].micro_words =
    595		(uintptr_t)encap_uof_obj->beg_uof + uwblock[i].uword_offset;
    596}
    597
    598static int qat_uclo_map_uimage(struct icp_qat_uclo_objhandle *obj_handle,
    599			       struct icp_qat_uclo_encapme *ae_uimage,
    600			       int max_image)
    601{
    602	int i, j;
    603	struct icp_qat_uof_chunkhdr *chunk_hdr = NULL;
    604	struct icp_qat_uof_image *image;
    605	struct icp_qat_uof_objtable *ae_regtab;
    606	struct icp_qat_uof_objtable *init_reg_sym_tab;
    607	struct icp_qat_uof_objtable *sbreak_tab;
    608	struct icp_qat_uof_encap_obj *encap_uof_obj =
    609					&obj_handle->encap_uof_obj;
    610
    611	for (j = 0; j < max_image; j++) {
    612		chunk_hdr = qat_uclo_find_chunk(encap_uof_obj->obj_hdr,
    613						ICP_QAT_UOF_IMAG, chunk_hdr);
    614		if (!chunk_hdr)
    615			break;
    616		image = (struct icp_qat_uof_image *)(encap_uof_obj->beg_uof +
    617						     chunk_hdr->offset);
    618		ae_regtab = (struct icp_qat_uof_objtable *)
    619			   (image->reg_tab_offset +
    620			   obj_handle->obj_hdr->file_buff);
    621		ae_uimage[j].ae_reg_num = ae_regtab->entry_num;
    622		ae_uimage[j].ae_reg = (struct icp_qat_uof_ae_reg *)
    623			(((char *)ae_regtab) +
    624			sizeof(struct icp_qat_uof_objtable));
    625		init_reg_sym_tab = (struct icp_qat_uof_objtable *)
    626				   (image->init_reg_sym_tab +
    627				   obj_handle->obj_hdr->file_buff);
    628		ae_uimage[j].init_regsym_num = init_reg_sym_tab->entry_num;
    629		ae_uimage[j].init_regsym = (struct icp_qat_uof_init_regsym *)
    630			(((char *)init_reg_sym_tab) +
    631			sizeof(struct icp_qat_uof_objtable));
    632		sbreak_tab = (struct icp_qat_uof_objtable *)
    633			(image->sbreak_tab + obj_handle->obj_hdr->file_buff);
    634		ae_uimage[j].sbreak_num = sbreak_tab->entry_num;
    635		ae_uimage[j].sbreak = (struct icp_qat_uof_sbreak *)
    636				      (((char *)sbreak_tab) +
    637				      sizeof(struct icp_qat_uof_objtable));
    638		ae_uimage[j].img_ptr = image;
    639		if (qat_uclo_check_image_compat(encap_uof_obj, image))
    640			goto out_err;
    641		ae_uimage[j].page =
    642			kzalloc(sizeof(struct icp_qat_uclo_encap_page),
    643				GFP_KERNEL);
    644		if (!ae_uimage[j].page)
    645			goto out_err;
    646		qat_uclo_map_image_page(encap_uof_obj, image,
    647					ae_uimage[j].page);
    648	}
    649	return j;
    650out_err:
    651	for (i = 0; i < j; i++)
    652		kfree(ae_uimage[i].page);
    653	return 0;
    654}
    655
    656static int qat_uclo_map_ae(struct icp_qat_fw_loader_handle *handle, int max_ae)
    657{
    658	int i, ae;
    659	int mflag = 0;
    660	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    661	unsigned long ae_mask = handle->hal_handle->ae_mask;
    662	unsigned long cfg_ae_mask = handle->cfg_ae_mask;
    663
    664	for_each_set_bit(ae, &ae_mask, max_ae) {
    665		if (!test_bit(ae, &cfg_ae_mask))
    666			continue;
    667
    668		for (i = 0; i < obj_handle->uimage_num; i++) {
    669			unsigned long ae_assigned = obj_handle->ae_uimage[i].img_ptr->ae_assigned;
    670
    671			if (!test_bit(ae, &ae_assigned))
    672				continue;
    673			mflag = 1;
    674			if (qat_uclo_init_ae_data(obj_handle, ae, i))
    675				return -EINVAL;
    676		}
    677	}
    678	if (!mflag) {
    679		pr_err("QAT: uimage uses AE not set\n");
    680		return -EINVAL;
    681	}
    682	return 0;
    683}
    684
    685static struct icp_qat_uof_strtable *
    686qat_uclo_map_str_table(struct icp_qat_uclo_objhdr *obj_hdr,
    687		       char *tab_name, struct icp_qat_uof_strtable *str_table)
    688{
    689	struct icp_qat_uof_chunkhdr *chunk_hdr;
    690
    691	chunk_hdr = qat_uclo_find_chunk((struct icp_qat_uof_objhdr *)
    692					obj_hdr->file_buff, tab_name, NULL);
    693	if (chunk_hdr) {
    694		int hdr_size;
    695
    696		memcpy(&str_table->table_len, obj_hdr->file_buff +
    697		       chunk_hdr->offset, sizeof(str_table->table_len));
    698		hdr_size = (char *)&str_table->strings - (char *)str_table;
    699		str_table->strings = (uintptr_t)obj_hdr->file_buff +
    700					chunk_hdr->offset + hdr_size;
    701		return str_table;
    702	}
    703	return NULL;
    704}
    705
    706static void
    707qat_uclo_map_initmem_table(struct icp_qat_uof_encap_obj *encap_uof_obj,
    708			   struct icp_qat_uclo_init_mem_table *init_mem_tab)
    709{
    710	struct icp_qat_uof_chunkhdr *chunk_hdr;
    711
    712	chunk_hdr = qat_uclo_find_chunk(encap_uof_obj->obj_hdr,
    713					ICP_QAT_UOF_IMEM, NULL);
    714	if (chunk_hdr) {
    715		memmove(&init_mem_tab->entry_num, encap_uof_obj->beg_uof +
    716			chunk_hdr->offset, sizeof(unsigned int));
    717		init_mem_tab->init_mem = (struct icp_qat_uof_initmem *)
    718		(encap_uof_obj->beg_uof + chunk_hdr->offset +
    719		sizeof(unsigned int));
    720	}
    721}
    722
    723static unsigned int
    724qat_uclo_get_dev_type(struct icp_qat_fw_loader_handle *handle)
    725{
    726	switch (handle->pci_dev->device) {
    727	case PCI_DEVICE_ID_INTEL_QAT_DH895XCC:
    728		return ICP_QAT_AC_895XCC_DEV_TYPE;
    729	case PCI_DEVICE_ID_INTEL_QAT_C62X:
    730		return ICP_QAT_AC_C62X_DEV_TYPE;
    731	case PCI_DEVICE_ID_INTEL_QAT_C3XXX:
    732		return ICP_QAT_AC_C3XXX_DEV_TYPE;
    733	case ADF_4XXX_PCI_DEVICE_ID:
    734	case ADF_401XX_PCI_DEVICE_ID:
    735		return ICP_QAT_AC_4XXX_A_DEV_TYPE;
    736	default:
    737		pr_err("QAT: unsupported device 0x%x\n",
    738		       handle->pci_dev->device);
    739		return 0;
    740	}
    741}
    742
    743static int qat_uclo_check_uof_compat(struct icp_qat_uclo_objhandle *obj_handle)
    744{
    745	unsigned int maj_ver, prod_type = obj_handle->prod_type;
    746
    747	if (!(prod_type & obj_handle->encap_uof_obj.obj_hdr->ac_dev_type)) {
    748		pr_err("QAT: UOF type 0x%x doesn't match with platform 0x%x\n",
    749		       obj_handle->encap_uof_obj.obj_hdr->ac_dev_type,
    750		       prod_type);
    751		return -EINVAL;
    752	}
    753	maj_ver = obj_handle->prod_rev & 0xff;
    754	if (obj_handle->encap_uof_obj.obj_hdr->max_cpu_ver < maj_ver ||
    755	    obj_handle->encap_uof_obj.obj_hdr->min_cpu_ver > maj_ver) {
    756		pr_err("QAT: UOF majVer 0x%x out of range\n", maj_ver);
    757		return -EINVAL;
    758	}
    759	return 0;
    760}
    761
    762static int qat_uclo_init_reg(struct icp_qat_fw_loader_handle *handle,
    763			     unsigned char ae, unsigned char ctx_mask,
    764			     enum icp_qat_uof_regtype reg_type,
    765			     unsigned short reg_addr, unsigned int value)
    766{
    767	switch (reg_type) {
    768	case ICP_GPA_ABS:
    769	case ICP_GPB_ABS:
    770		ctx_mask = 0;
    771		fallthrough;
    772	case ICP_GPA_REL:
    773	case ICP_GPB_REL:
    774		return qat_hal_init_gpr(handle, ae, ctx_mask, reg_type,
    775					reg_addr, value);
    776	case ICP_SR_ABS:
    777	case ICP_DR_ABS:
    778	case ICP_SR_RD_ABS:
    779	case ICP_DR_RD_ABS:
    780		ctx_mask = 0;
    781		fallthrough;
    782	case ICP_SR_REL:
    783	case ICP_DR_REL:
    784	case ICP_SR_RD_REL:
    785	case ICP_DR_RD_REL:
    786		return qat_hal_init_rd_xfer(handle, ae, ctx_mask, reg_type,
    787					    reg_addr, value);
    788	case ICP_SR_WR_ABS:
    789	case ICP_DR_WR_ABS:
    790		ctx_mask = 0;
    791		fallthrough;
    792	case ICP_SR_WR_REL:
    793	case ICP_DR_WR_REL:
    794		return qat_hal_init_wr_xfer(handle, ae, ctx_mask, reg_type,
    795					    reg_addr, value);
    796	case ICP_NEIGH_REL:
    797		return qat_hal_init_nn(handle, ae, ctx_mask, reg_addr, value);
    798	default:
    799		pr_err("QAT: UOF uses not supported reg type 0x%x\n", reg_type);
    800		return -EFAULT;
    801	}
    802	return 0;
    803}
    804
    805static int qat_uclo_init_reg_sym(struct icp_qat_fw_loader_handle *handle,
    806				 unsigned int ae,
    807				 struct icp_qat_uclo_encapme *encap_ae)
    808{
    809	unsigned int i;
    810	unsigned char ctx_mask;
    811	struct icp_qat_uof_init_regsym *init_regsym;
    812
    813	if (ICP_QAT_CTX_MODE(encap_ae->img_ptr->ae_mode) ==
    814	    ICP_QAT_UCLO_MAX_CTX)
    815		ctx_mask = 0xff;
    816	else
    817		ctx_mask = 0x55;
    818
    819	for (i = 0; i < encap_ae->init_regsym_num; i++) {
    820		unsigned int exp_res;
    821
    822		init_regsym = &encap_ae->init_regsym[i];
    823		exp_res = init_regsym->value;
    824		switch (init_regsym->init_type) {
    825		case ICP_QAT_UOF_INIT_REG:
    826			qat_uclo_init_reg(handle, ae, ctx_mask,
    827					  (enum icp_qat_uof_regtype)
    828					  init_regsym->reg_type,
    829					  (unsigned short)init_regsym->reg_addr,
    830					  exp_res);
    831			break;
    832		case ICP_QAT_UOF_INIT_REG_CTX:
    833			/* check if ctx is appropriate for the ctxMode */
    834			if (!((1 << init_regsym->ctx) & ctx_mask)) {
    835				pr_err("QAT: invalid ctx num = 0x%x\n",
    836				       init_regsym->ctx);
    837				return -EINVAL;
    838			}
    839			qat_uclo_init_reg(handle, ae,
    840					  (unsigned char)
    841					  (1 << init_regsym->ctx),
    842					  (enum icp_qat_uof_regtype)
    843					  init_regsym->reg_type,
    844					  (unsigned short)init_regsym->reg_addr,
    845					  exp_res);
    846			break;
    847		case ICP_QAT_UOF_INIT_EXPR:
    848			pr_err("QAT: INIT_EXPR feature not supported\n");
    849			return -EINVAL;
    850		case ICP_QAT_UOF_INIT_EXPR_ENDIAN_SWAP:
    851			pr_err("QAT: INIT_EXPR_ENDIAN_SWAP feature not supported\n");
    852			return -EINVAL;
    853		default:
    854			break;
    855		}
    856	}
    857	return 0;
    858}
    859
    860static int qat_uclo_init_globals(struct icp_qat_fw_loader_handle *handle)
    861{
    862	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    863	unsigned long ae_mask = handle->hal_handle->ae_mask;
    864	struct icp_qat_uclo_aedata *aed;
    865	unsigned int s, ae;
    866
    867	if (obj_handle->global_inited)
    868		return 0;
    869	if (obj_handle->init_mem_tab.entry_num) {
    870		if (qat_uclo_init_memory(handle)) {
    871			pr_err("QAT: initialize memory failed\n");
    872			return -EINVAL;
    873		}
    874	}
    875
    876	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
    877		aed = &obj_handle->ae_data[ae];
    878		for (s = 0; s < aed->slice_num; s++) {
    879			if (!aed->ae_slices[s].encap_image)
    880				continue;
    881			if (qat_uclo_init_reg_sym(handle, ae, aed->ae_slices[s].encap_image))
    882				return -EINVAL;
    883		}
    884	}
    885	obj_handle->global_inited = 1;
    886	return 0;
    887}
    888
    889static int qat_hal_set_modes(struct icp_qat_fw_loader_handle *handle,
    890			     struct icp_qat_uclo_objhandle *obj_handle,
    891			     unsigned char ae,
    892			     struct icp_qat_uof_image *uof_image)
    893{
    894	unsigned char mode;
    895	int ret;
    896
    897	mode = ICP_QAT_CTX_MODE(uof_image->ae_mode);
    898	ret = qat_hal_set_ae_ctx_mode(handle, ae, mode);
    899	if (ret) {
    900		pr_err("QAT: qat_hal_set_ae_ctx_mode error\n");
    901		return ret;
    902	}
    903	if (handle->chip_info->nn) {
    904		mode = ICP_QAT_NN_MODE(uof_image->ae_mode);
    905		ret = qat_hal_set_ae_nn_mode(handle, ae, mode);
    906		if (ret) {
    907			pr_err("QAT: qat_hal_set_ae_nn_mode error\n");
    908			return ret;
    909		}
    910	}
    911	mode = ICP_QAT_LOC_MEM0_MODE(uof_image->ae_mode);
    912	ret = qat_hal_set_ae_lm_mode(handle, ae, ICP_LMEM0, mode);
    913	if (ret) {
    914		pr_err("QAT: qat_hal_set_ae_lm_mode LMEM0 error\n");
    915		return ret;
    916	}
    917	mode = ICP_QAT_LOC_MEM1_MODE(uof_image->ae_mode);
    918	ret = qat_hal_set_ae_lm_mode(handle, ae, ICP_LMEM1, mode);
    919	if (ret) {
    920		pr_err("QAT: qat_hal_set_ae_lm_mode LMEM1 error\n");
    921		return ret;
    922	}
    923	if (handle->chip_info->lm2lm3) {
    924		mode = ICP_QAT_LOC_MEM2_MODE(uof_image->ae_mode);
    925		ret = qat_hal_set_ae_lm_mode(handle, ae, ICP_LMEM2, mode);
    926		if (ret) {
    927			pr_err("QAT: qat_hal_set_ae_lm_mode LMEM2 error\n");
    928			return ret;
    929		}
    930		mode = ICP_QAT_LOC_MEM3_MODE(uof_image->ae_mode);
    931		ret = qat_hal_set_ae_lm_mode(handle, ae, ICP_LMEM3, mode);
    932		if (ret) {
    933			pr_err("QAT: qat_hal_set_ae_lm_mode LMEM3 error\n");
    934			return ret;
    935		}
    936		mode = ICP_QAT_LOC_TINDEX_MODE(uof_image->ae_mode);
    937		qat_hal_set_ae_tindex_mode(handle, ae, mode);
    938	}
    939	return 0;
    940}
    941
    942static int qat_uclo_set_ae_mode(struct icp_qat_fw_loader_handle *handle)
    943{
    944	struct icp_qat_uof_image *uof_image;
    945	struct icp_qat_uclo_aedata *ae_data;
    946	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    947	unsigned long ae_mask = handle->hal_handle->ae_mask;
    948	unsigned long cfg_ae_mask = handle->cfg_ae_mask;
    949	unsigned char ae, s;
    950	int error;
    951
    952	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
    953		if (!test_bit(ae, &cfg_ae_mask))
    954			continue;
    955
    956		ae_data = &obj_handle->ae_data[ae];
    957		for (s = 0; s < min_t(unsigned int, ae_data->slice_num,
    958				      ICP_QAT_UCLO_MAX_CTX); s++) {
    959			if (!obj_handle->ae_data[ae].ae_slices[s].encap_image)
    960				continue;
    961			uof_image = ae_data->ae_slices[s].encap_image->img_ptr;
    962			error = qat_hal_set_modes(handle, obj_handle, ae,
    963						  uof_image);
    964			if (error)
    965				return error;
    966		}
    967	}
    968	return 0;
    969}
    970
    971static void qat_uclo_init_uword_num(struct icp_qat_fw_loader_handle *handle)
    972{
    973	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    974	struct icp_qat_uclo_encapme *image;
    975	int a;
    976
    977	for (a = 0; a < obj_handle->uimage_num; a++) {
    978		image = &obj_handle->ae_uimage[a];
    979		image->uwords_num = image->page->beg_addr_p +
    980					image->page->micro_words_num;
    981	}
    982}
    983
    984static int qat_uclo_parse_uof_obj(struct icp_qat_fw_loader_handle *handle)
    985{
    986	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
    987	unsigned int ae;
    988
    989	obj_handle->encap_uof_obj.beg_uof = obj_handle->obj_hdr->file_buff;
    990	obj_handle->encap_uof_obj.obj_hdr = (struct icp_qat_uof_objhdr *)
    991					     obj_handle->obj_hdr->file_buff;
    992	obj_handle->uword_in_bytes = 6;
    993	obj_handle->prod_type = qat_uclo_get_dev_type(handle);
    994	obj_handle->prod_rev = PID_MAJOR_REV |
    995			(PID_MINOR_REV & handle->hal_handle->revision_id);
    996	if (qat_uclo_check_uof_compat(obj_handle)) {
    997		pr_err("QAT: UOF incompatible\n");
    998		return -EINVAL;
    999	}
   1000	obj_handle->uword_buf = kcalloc(UWORD_CPYBUF_SIZE, sizeof(u64),
   1001					GFP_KERNEL);
   1002	if (!obj_handle->uword_buf)
   1003		return -ENOMEM;
   1004	obj_handle->ustore_phy_size = ICP_QAT_UCLO_MAX_USTORE;
   1005	if (!obj_handle->obj_hdr->file_buff ||
   1006	    !qat_uclo_map_str_table(obj_handle->obj_hdr, ICP_QAT_UOF_STRT,
   1007				    &obj_handle->str_table)) {
   1008		pr_err("QAT: UOF doesn't have effective images\n");
   1009		goto out_err;
   1010	}
   1011	obj_handle->uimage_num =
   1012		qat_uclo_map_uimage(obj_handle, obj_handle->ae_uimage,
   1013				    ICP_QAT_UCLO_MAX_AE * ICP_QAT_UCLO_MAX_CTX);
   1014	if (!obj_handle->uimage_num)
   1015		goto out_err;
   1016	if (qat_uclo_map_ae(handle, handle->hal_handle->ae_max_num)) {
   1017		pr_err("QAT: Bad object\n");
   1018		goto out_check_uof_aemask_err;
   1019	}
   1020	qat_uclo_init_uword_num(handle);
   1021	qat_uclo_map_initmem_table(&obj_handle->encap_uof_obj,
   1022				   &obj_handle->init_mem_tab);
   1023	if (qat_uclo_set_ae_mode(handle))
   1024		goto out_check_uof_aemask_err;
   1025	return 0;
   1026out_check_uof_aemask_err:
   1027	for (ae = 0; ae < obj_handle->uimage_num; ae++)
   1028		kfree(obj_handle->ae_uimage[ae].page);
   1029out_err:
   1030	kfree(obj_handle->uword_buf);
   1031	return -EFAULT;
   1032}
   1033
   1034static int qat_uclo_map_suof_file_hdr(struct icp_qat_fw_loader_handle *handle,
   1035				      struct icp_qat_suof_filehdr *suof_ptr,
   1036				      int suof_size)
   1037{
   1038	unsigned int check_sum = 0;
   1039	unsigned int min_ver_offset = 0;
   1040	struct icp_qat_suof_handle *suof_handle = handle->sobj_handle;
   1041
   1042	suof_handle->file_id = ICP_QAT_SUOF_FID;
   1043	suof_handle->suof_buf = (char *)suof_ptr;
   1044	suof_handle->suof_size = suof_size;
   1045	min_ver_offset = suof_size - offsetof(struct icp_qat_suof_filehdr,
   1046					      min_ver);
   1047	check_sum = qat_uclo_calc_str_checksum((char *)&suof_ptr->min_ver,
   1048					       min_ver_offset);
   1049	if (check_sum != suof_ptr->check_sum) {
   1050		pr_err("QAT: incorrect SUOF checksum\n");
   1051		return -EINVAL;
   1052	}
   1053	suof_handle->check_sum = suof_ptr->check_sum;
   1054	suof_handle->min_ver = suof_ptr->min_ver;
   1055	suof_handle->maj_ver = suof_ptr->maj_ver;
   1056	suof_handle->fw_type = suof_ptr->fw_type;
   1057	return 0;
   1058}
   1059
   1060static void qat_uclo_map_simg(struct icp_qat_fw_loader_handle *handle,
   1061			      struct icp_qat_suof_img_hdr *suof_img_hdr,
   1062			      struct icp_qat_suof_chunk_hdr *suof_chunk_hdr)
   1063{
   1064	struct icp_qat_suof_handle *suof_handle = handle->sobj_handle;
   1065	struct icp_qat_simg_ae_mode *ae_mode;
   1066	struct icp_qat_suof_objhdr *suof_objhdr;
   1067
   1068	suof_img_hdr->simg_buf  = (suof_handle->suof_buf +
   1069				   suof_chunk_hdr->offset +
   1070				   sizeof(*suof_objhdr));
   1071	suof_img_hdr->simg_len = ((struct icp_qat_suof_objhdr *)(uintptr_t)
   1072				  (suof_handle->suof_buf +
   1073				   suof_chunk_hdr->offset))->img_length;
   1074
   1075	suof_img_hdr->css_header = suof_img_hdr->simg_buf;
   1076	suof_img_hdr->css_key = (suof_img_hdr->css_header +
   1077				 sizeof(struct icp_qat_css_hdr));
   1078	suof_img_hdr->css_signature = suof_img_hdr->css_key +
   1079				      ICP_QAT_CSS_FWSK_MODULUS_LEN(handle) +
   1080				      ICP_QAT_CSS_FWSK_EXPONENT_LEN(handle);
   1081	suof_img_hdr->css_simg = suof_img_hdr->css_signature +
   1082				 ICP_QAT_CSS_SIGNATURE_LEN(handle);
   1083
   1084	ae_mode = (struct icp_qat_simg_ae_mode *)(suof_img_hdr->css_simg);
   1085	suof_img_hdr->ae_mask = ae_mode->ae_mask;
   1086	suof_img_hdr->simg_name = (unsigned long)&ae_mode->simg_name;
   1087	suof_img_hdr->appmeta_data = (unsigned long)&ae_mode->appmeta_data;
   1088	suof_img_hdr->fw_type = ae_mode->fw_type;
   1089}
   1090
   1091static void
   1092qat_uclo_map_suof_symobjs(struct icp_qat_suof_handle *suof_handle,
   1093			  struct icp_qat_suof_chunk_hdr *suof_chunk_hdr)
   1094{
   1095	char **sym_str = (char **)&suof_handle->sym_str;
   1096	unsigned int *sym_size = &suof_handle->sym_size;
   1097	struct icp_qat_suof_strtable *str_table_obj;
   1098
   1099	*sym_size = *(unsigned int *)(uintptr_t)
   1100		   (suof_chunk_hdr->offset + suof_handle->suof_buf);
   1101	*sym_str = (char *)(uintptr_t)
   1102		   (suof_handle->suof_buf + suof_chunk_hdr->offset +
   1103		   sizeof(str_table_obj->tab_length));
   1104}
   1105
   1106static int qat_uclo_check_simg_compat(struct icp_qat_fw_loader_handle *handle,
   1107				      struct icp_qat_suof_img_hdr *img_hdr)
   1108{
   1109	struct icp_qat_simg_ae_mode *img_ae_mode = NULL;
   1110	unsigned int prod_rev, maj_ver, prod_type;
   1111
   1112	prod_type = qat_uclo_get_dev_type(handle);
   1113	img_ae_mode = (struct icp_qat_simg_ae_mode *)img_hdr->css_simg;
   1114	prod_rev = PID_MAJOR_REV |
   1115			 (PID_MINOR_REV & handle->hal_handle->revision_id);
   1116	if (img_ae_mode->dev_type != prod_type) {
   1117		pr_err("QAT: incompatible product type %x\n",
   1118		       img_ae_mode->dev_type);
   1119		return -EINVAL;
   1120	}
   1121	maj_ver = prod_rev & 0xff;
   1122	if (maj_ver > img_ae_mode->devmax_ver ||
   1123	    maj_ver < img_ae_mode->devmin_ver) {
   1124		pr_err("QAT: incompatible device majver 0x%x\n", maj_ver);
   1125		return -EINVAL;
   1126	}
   1127	return 0;
   1128}
   1129
   1130static void qat_uclo_del_suof(struct icp_qat_fw_loader_handle *handle)
   1131{
   1132	struct icp_qat_suof_handle *sobj_handle = handle->sobj_handle;
   1133
   1134	kfree(sobj_handle->img_table.simg_hdr);
   1135	sobj_handle->img_table.simg_hdr = NULL;
   1136	kfree(handle->sobj_handle);
   1137	handle->sobj_handle = NULL;
   1138}
   1139
   1140static void qat_uclo_tail_img(struct icp_qat_suof_img_hdr *suof_img_hdr,
   1141			      unsigned int img_id, unsigned int num_simgs)
   1142{
   1143	struct icp_qat_suof_img_hdr img_header;
   1144
   1145	if (img_id != num_simgs - 1) {
   1146		memcpy(&img_header, &suof_img_hdr[num_simgs - 1],
   1147		       sizeof(*suof_img_hdr));
   1148		memcpy(&suof_img_hdr[num_simgs - 1], &suof_img_hdr[img_id],
   1149		       sizeof(*suof_img_hdr));
   1150		memcpy(&suof_img_hdr[img_id], &img_header,
   1151		       sizeof(*suof_img_hdr));
   1152	}
   1153}
   1154
   1155static int qat_uclo_map_suof(struct icp_qat_fw_loader_handle *handle,
   1156			     struct icp_qat_suof_filehdr *suof_ptr,
   1157			     int suof_size)
   1158{
   1159	struct icp_qat_suof_handle *suof_handle = handle->sobj_handle;
   1160	struct icp_qat_suof_chunk_hdr *suof_chunk_hdr = NULL;
   1161	struct icp_qat_suof_img_hdr *suof_img_hdr = NULL;
   1162	int ret = 0, ae0_img = ICP_QAT_UCLO_MAX_AE;
   1163	unsigned int i = 0;
   1164	struct icp_qat_suof_img_hdr img_header;
   1165
   1166	if (!suof_ptr || suof_size == 0) {
   1167		pr_err("QAT: input parameter SUOF pointer/size is NULL\n");
   1168		return -EINVAL;
   1169	}
   1170	if (qat_uclo_check_suof_format(suof_ptr))
   1171		return -EINVAL;
   1172	ret = qat_uclo_map_suof_file_hdr(handle, suof_ptr, suof_size);
   1173	if (ret)
   1174		return ret;
   1175	suof_chunk_hdr = (struct icp_qat_suof_chunk_hdr *)
   1176			 ((uintptr_t)suof_ptr + sizeof(*suof_ptr));
   1177
   1178	qat_uclo_map_suof_symobjs(suof_handle, suof_chunk_hdr);
   1179	suof_handle->img_table.num_simgs = suof_ptr->num_chunks - 1;
   1180
   1181	if (suof_handle->img_table.num_simgs != 0) {
   1182		suof_img_hdr = kcalloc(suof_handle->img_table.num_simgs,
   1183				       sizeof(img_header),
   1184				       GFP_KERNEL);
   1185		if (!suof_img_hdr)
   1186			return -ENOMEM;
   1187		suof_handle->img_table.simg_hdr = suof_img_hdr;
   1188
   1189		for (i = 0; i < suof_handle->img_table.num_simgs; i++) {
   1190			qat_uclo_map_simg(handle, &suof_img_hdr[i],
   1191					  &suof_chunk_hdr[1 + i]);
   1192			ret = qat_uclo_check_simg_compat(handle,
   1193							 &suof_img_hdr[i]);
   1194			if (ret)
   1195				return ret;
   1196			suof_img_hdr[i].ae_mask &= handle->cfg_ae_mask;
   1197			if ((suof_img_hdr[i].ae_mask & 0x1) != 0)
   1198				ae0_img = i;
   1199		}
   1200
   1201		if (!handle->chip_info->tgroup_share_ustore) {
   1202			qat_uclo_tail_img(suof_img_hdr, ae0_img,
   1203					  suof_handle->img_table.num_simgs);
   1204		}
   1205	}
   1206	return 0;
   1207}
   1208
   1209#define ADD_ADDR(high, low)  ((((u64)high) << 32) + low)
   1210#define BITS_IN_DWORD 32
   1211
   1212static int qat_uclo_auth_fw(struct icp_qat_fw_loader_handle *handle,
   1213			    struct icp_qat_fw_auth_desc *desc)
   1214{
   1215	u32 fcu_sts, retry = 0;
   1216	u32 fcu_ctl_csr, fcu_sts_csr;
   1217	u32 fcu_dram_hi_csr, fcu_dram_lo_csr;
   1218	u64 bus_addr;
   1219
   1220	bus_addr = ADD_ADDR(desc->css_hdr_high, desc->css_hdr_low)
   1221			   - sizeof(struct icp_qat_auth_chunk);
   1222
   1223	fcu_ctl_csr = handle->chip_info->fcu_ctl_csr;
   1224	fcu_sts_csr = handle->chip_info->fcu_sts_csr;
   1225	fcu_dram_hi_csr = handle->chip_info->fcu_dram_addr_hi;
   1226	fcu_dram_lo_csr = handle->chip_info->fcu_dram_addr_lo;
   1227
   1228	SET_CAP_CSR(handle, fcu_dram_hi_csr, (bus_addr >> BITS_IN_DWORD));
   1229	SET_CAP_CSR(handle, fcu_dram_lo_csr, bus_addr);
   1230	SET_CAP_CSR(handle, fcu_ctl_csr, FCU_CTRL_CMD_AUTH);
   1231
   1232	do {
   1233		msleep(FW_AUTH_WAIT_PERIOD);
   1234		fcu_sts = GET_CAP_CSR(handle, fcu_sts_csr);
   1235		if ((fcu_sts & FCU_AUTH_STS_MASK) == FCU_STS_VERI_FAIL)
   1236			goto auth_fail;
   1237		if (((fcu_sts >> FCU_STS_AUTHFWLD_POS) & 0x1))
   1238			if ((fcu_sts & FCU_AUTH_STS_MASK) == FCU_STS_VERI_DONE)
   1239				return 0;
   1240	} while (retry++ < FW_AUTH_MAX_RETRY);
   1241auth_fail:
   1242	pr_err("QAT: authentication error (FCU_STATUS = 0x%x),retry = %d\n",
   1243	       fcu_sts & FCU_AUTH_STS_MASK, retry);
   1244	return -EINVAL;
   1245}
   1246
   1247static bool qat_uclo_is_broadcast(struct icp_qat_fw_loader_handle *handle,
   1248				  int imgid)
   1249{
   1250	struct icp_qat_suof_handle *sobj_handle;
   1251
   1252	if (!handle->chip_info->tgroup_share_ustore)
   1253		return false;
   1254
   1255	sobj_handle = (struct icp_qat_suof_handle *)handle->sobj_handle;
   1256	if (handle->hal_handle->admin_ae_mask &
   1257	    sobj_handle->img_table.simg_hdr[imgid].ae_mask)
   1258		return false;
   1259
   1260	return true;
   1261}
   1262
   1263static int qat_uclo_broadcast_load_fw(struct icp_qat_fw_loader_handle *handle,
   1264				      struct icp_qat_fw_auth_desc *desc)
   1265{
   1266	unsigned long ae_mask = handle->hal_handle->ae_mask;
   1267	unsigned long desc_ae_mask = desc->ae_mask;
   1268	u32 fcu_sts, ae_broadcast_mask = 0;
   1269	u32 fcu_loaded_csr, ae_loaded;
   1270	u32 fcu_sts_csr, fcu_ctl_csr;
   1271	unsigned int ae, retry = 0;
   1272
   1273	if (handle->chip_info->tgroup_share_ustore) {
   1274		fcu_ctl_csr = handle->chip_info->fcu_ctl_csr;
   1275		fcu_sts_csr = handle->chip_info->fcu_sts_csr;
   1276		fcu_loaded_csr = handle->chip_info->fcu_loaded_ae_csr;
   1277	} else {
   1278		pr_err("Chip 0x%x doesn't support broadcast load\n",
   1279		       handle->pci_dev->device);
   1280		return -EINVAL;
   1281	}
   1282
   1283	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
   1284		if (qat_hal_check_ae_active(handle, (unsigned char)ae)) {
   1285			pr_err("QAT: Broadcast load failed. AE is not enabled or active.\n");
   1286			return -EINVAL;
   1287		}
   1288
   1289		if (test_bit(ae, &desc_ae_mask))
   1290			ae_broadcast_mask |= 1 << ae;
   1291	}
   1292
   1293	if (ae_broadcast_mask) {
   1294		SET_CAP_CSR(handle, FCU_ME_BROADCAST_MASK_TYPE,
   1295			    ae_broadcast_mask);
   1296
   1297		SET_CAP_CSR(handle, fcu_ctl_csr, FCU_CTRL_CMD_LOAD);
   1298
   1299		do {
   1300			msleep(FW_AUTH_WAIT_PERIOD);
   1301			fcu_sts = GET_CAP_CSR(handle, fcu_sts_csr);
   1302			fcu_sts &= FCU_AUTH_STS_MASK;
   1303
   1304			if (fcu_sts == FCU_STS_LOAD_FAIL) {
   1305				pr_err("Broadcast load failed: 0x%x)\n", fcu_sts);
   1306				return -EINVAL;
   1307			} else if (fcu_sts == FCU_STS_LOAD_DONE) {
   1308				ae_loaded = GET_CAP_CSR(handle, fcu_loaded_csr);
   1309				ae_loaded >>= handle->chip_info->fcu_loaded_ae_pos;
   1310
   1311				if ((ae_loaded & ae_broadcast_mask) == ae_broadcast_mask)
   1312					break;
   1313			}
   1314		} while (retry++ < FW_AUTH_MAX_RETRY);
   1315
   1316		if (retry > FW_AUTH_MAX_RETRY) {
   1317			pr_err("QAT: broadcast load failed timeout %d\n", retry);
   1318			return -EINVAL;
   1319		}
   1320	}
   1321	return 0;
   1322}
   1323
   1324static int qat_uclo_simg_alloc(struct icp_qat_fw_loader_handle *handle,
   1325			       struct icp_firml_dram_desc *dram_desc,
   1326			       unsigned int size)
   1327{
   1328	void *vptr;
   1329	dma_addr_t ptr;
   1330
   1331	vptr = dma_alloc_coherent(&handle->pci_dev->dev,
   1332				  size, &ptr, GFP_KERNEL);
   1333	if (!vptr)
   1334		return -ENOMEM;
   1335	dram_desc->dram_base_addr_v = vptr;
   1336	dram_desc->dram_bus_addr = ptr;
   1337	dram_desc->dram_size = size;
   1338	return 0;
   1339}
   1340
   1341static void qat_uclo_simg_free(struct icp_qat_fw_loader_handle *handle,
   1342			       struct icp_firml_dram_desc *dram_desc)
   1343{
   1344	if (handle && dram_desc && dram_desc->dram_base_addr_v) {
   1345		dma_free_coherent(&handle->pci_dev->dev,
   1346				  (size_t)(dram_desc->dram_size),
   1347				  dram_desc->dram_base_addr_v,
   1348				  dram_desc->dram_bus_addr);
   1349	}
   1350
   1351	if (dram_desc)
   1352		memset(dram_desc, 0, sizeof(*dram_desc));
   1353}
   1354
   1355static void qat_uclo_ummap_auth_fw(struct icp_qat_fw_loader_handle *handle,
   1356				   struct icp_qat_fw_auth_desc **desc)
   1357{
   1358	struct icp_firml_dram_desc dram_desc;
   1359
   1360	if (*desc) {
   1361		dram_desc.dram_base_addr_v = *desc;
   1362		dram_desc.dram_bus_addr = ((struct icp_qat_auth_chunk *)
   1363					   (*desc))->chunk_bus_addr;
   1364		dram_desc.dram_size = ((struct icp_qat_auth_chunk *)
   1365				       (*desc))->chunk_size;
   1366		qat_uclo_simg_free(handle, &dram_desc);
   1367	}
   1368}
   1369
   1370static int qat_uclo_map_auth_fw(struct icp_qat_fw_loader_handle *handle,
   1371				char *image, unsigned int size,
   1372				struct icp_qat_fw_auth_desc **desc)
   1373{
   1374	struct icp_qat_css_hdr *css_hdr = (struct icp_qat_css_hdr *)image;
   1375	struct icp_qat_fw_auth_desc *auth_desc;
   1376	struct icp_qat_auth_chunk *auth_chunk;
   1377	u64 virt_addr,  bus_addr, virt_base;
   1378	unsigned int length, simg_offset = sizeof(*auth_chunk);
   1379	struct icp_qat_simg_ae_mode *simg_ae_mode;
   1380	struct icp_firml_dram_desc img_desc;
   1381
   1382	if (size > (ICP_QAT_AE_IMG_OFFSET(handle) + ICP_QAT_CSS_MAX_IMAGE_LEN)) {
   1383		pr_err("QAT: error, input image size overflow %d\n", size);
   1384		return -EINVAL;
   1385	}
   1386	length = (css_hdr->fw_type == CSS_AE_FIRMWARE) ?
   1387		 ICP_QAT_CSS_AE_SIMG_LEN(handle) + simg_offset :
   1388		 size + ICP_QAT_CSS_FWSK_PAD_LEN(handle) + simg_offset;
   1389	if (qat_uclo_simg_alloc(handle, &img_desc, length)) {
   1390		pr_err("QAT: error, allocate continuous dram fail\n");
   1391		return -ENOMEM;
   1392	}
   1393
   1394	auth_chunk = img_desc.dram_base_addr_v;
   1395	auth_chunk->chunk_size = img_desc.dram_size;
   1396	auth_chunk->chunk_bus_addr = img_desc.dram_bus_addr;
   1397	virt_base = (uintptr_t)img_desc.dram_base_addr_v + simg_offset;
   1398	bus_addr  = img_desc.dram_bus_addr + simg_offset;
   1399	auth_desc = img_desc.dram_base_addr_v;
   1400	auth_desc->css_hdr_high = (unsigned int)(bus_addr >> BITS_IN_DWORD);
   1401	auth_desc->css_hdr_low = (unsigned int)bus_addr;
   1402	virt_addr = virt_base;
   1403
   1404	memcpy((void *)(uintptr_t)virt_addr, image, sizeof(*css_hdr));
   1405	/* pub key */
   1406	bus_addr = ADD_ADDR(auth_desc->css_hdr_high, auth_desc->css_hdr_low) +
   1407			   sizeof(*css_hdr);
   1408	virt_addr = virt_addr + sizeof(*css_hdr);
   1409
   1410	auth_desc->fwsk_pub_high = (unsigned int)(bus_addr >> BITS_IN_DWORD);
   1411	auth_desc->fwsk_pub_low = (unsigned int)bus_addr;
   1412
   1413	memcpy((void *)(uintptr_t)virt_addr,
   1414	       (void *)(image + sizeof(*css_hdr)),
   1415	       ICP_QAT_CSS_FWSK_MODULUS_LEN(handle));
   1416	/* padding */
   1417	memset((void *)(uintptr_t)(virt_addr + ICP_QAT_CSS_FWSK_MODULUS_LEN(handle)),
   1418	       0, ICP_QAT_CSS_FWSK_PAD_LEN(handle));
   1419
   1420	/* exponent */
   1421	memcpy((void *)(uintptr_t)(virt_addr + ICP_QAT_CSS_FWSK_MODULUS_LEN(handle) +
   1422	       ICP_QAT_CSS_FWSK_PAD_LEN(handle)),
   1423	       (void *)(image + sizeof(*css_hdr) +
   1424			ICP_QAT_CSS_FWSK_MODULUS_LEN(handle)),
   1425	       sizeof(unsigned int));
   1426
   1427	/* signature */
   1428	bus_addr = ADD_ADDR(auth_desc->fwsk_pub_high,
   1429			    auth_desc->fwsk_pub_low) +
   1430		   ICP_QAT_CSS_FWSK_PUB_LEN(handle);
   1431	virt_addr = virt_addr + ICP_QAT_CSS_FWSK_PUB_LEN(handle);
   1432	auth_desc->signature_high = (unsigned int)(bus_addr >> BITS_IN_DWORD);
   1433	auth_desc->signature_low = (unsigned int)bus_addr;
   1434
   1435	memcpy((void *)(uintptr_t)virt_addr,
   1436	       (void *)(image + sizeof(*css_hdr) +
   1437	       ICP_QAT_CSS_FWSK_MODULUS_LEN(handle) +
   1438	       ICP_QAT_CSS_FWSK_EXPONENT_LEN(handle)),
   1439	       ICP_QAT_CSS_SIGNATURE_LEN(handle));
   1440
   1441	bus_addr = ADD_ADDR(auth_desc->signature_high,
   1442			    auth_desc->signature_low) +
   1443		   ICP_QAT_CSS_SIGNATURE_LEN(handle);
   1444	virt_addr += ICP_QAT_CSS_SIGNATURE_LEN(handle);
   1445
   1446	auth_desc->img_high = (unsigned int)(bus_addr >> BITS_IN_DWORD);
   1447	auth_desc->img_low = (unsigned int)bus_addr;
   1448	auth_desc->img_len = size - ICP_QAT_AE_IMG_OFFSET(handle);
   1449	memcpy((void *)(uintptr_t)virt_addr,
   1450	       (void *)(image + ICP_QAT_AE_IMG_OFFSET(handle)),
   1451	       auth_desc->img_len);
   1452	virt_addr = virt_base;
   1453	/* AE firmware */
   1454	if (((struct icp_qat_css_hdr *)(uintptr_t)virt_addr)->fw_type ==
   1455	    CSS_AE_FIRMWARE) {
   1456		auth_desc->img_ae_mode_data_high = auth_desc->img_high;
   1457		auth_desc->img_ae_mode_data_low = auth_desc->img_low;
   1458		bus_addr = ADD_ADDR(auth_desc->img_ae_mode_data_high,
   1459				    auth_desc->img_ae_mode_data_low) +
   1460			   sizeof(struct icp_qat_simg_ae_mode);
   1461
   1462		auth_desc->img_ae_init_data_high = (unsigned int)
   1463						 (bus_addr >> BITS_IN_DWORD);
   1464		auth_desc->img_ae_init_data_low = (unsigned int)bus_addr;
   1465		bus_addr += ICP_QAT_SIMG_AE_INIT_SEQ_LEN;
   1466		auth_desc->img_ae_insts_high = (unsigned int)
   1467					     (bus_addr >> BITS_IN_DWORD);
   1468		auth_desc->img_ae_insts_low = (unsigned int)bus_addr;
   1469		virt_addr += sizeof(struct icp_qat_css_hdr);
   1470		virt_addr += ICP_QAT_CSS_FWSK_PUB_LEN(handle);
   1471		virt_addr += ICP_QAT_CSS_SIGNATURE_LEN(handle);
   1472		simg_ae_mode = (struct icp_qat_simg_ae_mode *)(uintptr_t)virt_addr;
   1473		auth_desc->ae_mask = simg_ae_mode->ae_mask & handle->cfg_ae_mask;
   1474	} else {
   1475		auth_desc->img_ae_insts_high = auth_desc->img_high;
   1476		auth_desc->img_ae_insts_low = auth_desc->img_low;
   1477	}
   1478	*desc = auth_desc;
   1479	return 0;
   1480}
   1481
   1482static int qat_uclo_load_fw(struct icp_qat_fw_loader_handle *handle,
   1483			    struct icp_qat_fw_auth_desc *desc)
   1484{
   1485	unsigned long ae_mask = handle->hal_handle->ae_mask;
   1486	u32 fcu_sts_csr, fcu_ctl_csr;
   1487	u32 loaded_aes, loaded_csr;
   1488	unsigned int i;
   1489	u32 fcu_sts;
   1490
   1491	fcu_ctl_csr = handle->chip_info->fcu_ctl_csr;
   1492	fcu_sts_csr = handle->chip_info->fcu_sts_csr;
   1493	loaded_csr = handle->chip_info->fcu_loaded_ae_csr;
   1494
   1495	for_each_set_bit(i, &ae_mask, handle->hal_handle->ae_max_num) {
   1496		int retry = 0;
   1497
   1498		if (!((desc->ae_mask >> i) & 0x1))
   1499			continue;
   1500		if (qat_hal_check_ae_active(handle, i)) {
   1501			pr_err("QAT: AE %d is active\n", i);
   1502			return -EINVAL;
   1503		}
   1504		SET_CAP_CSR(handle, fcu_ctl_csr,
   1505			    (FCU_CTRL_CMD_LOAD |
   1506			    (1 << FCU_CTRL_BROADCAST_POS) |
   1507			    (i << FCU_CTRL_AE_POS)));
   1508
   1509		do {
   1510			msleep(FW_AUTH_WAIT_PERIOD);
   1511			fcu_sts = GET_CAP_CSR(handle, fcu_sts_csr);
   1512			if ((fcu_sts & FCU_AUTH_STS_MASK) ==
   1513			    FCU_STS_LOAD_DONE) {
   1514				loaded_aes = GET_CAP_CSR(handle, loaded_csr);
   1515				loaded_aes >>= handle->chip_info->fcu_loaded_ae_pos;
   1516				if (loaded_aes & (1 << i))
   1517					break;
   1518			}
   1519		} while (retry++ < FW_AUTH_MAX_RETRY);
   1520		if (retry > FW_AUTH_MAX_RETRY) {
   1521			pr_err("QAT: firmware load failed timeout %x\n", retry);
   1522			return -EINVAL;
   1523		}
   1524	}
   1525	return 0;
   1526}
   1527
   1528static int qat_uclo_map_suof_obj(struct icp_qat_fw_loader_handle *handle,
   1529				 void *addr_ptr, int mem_size)
   1530{
   1531	struct icp_qat_suof_handle *suof_handle;
   1532
   1533	suof_handle = kzalloc(sizeof(*suof_handle), GFP_KERNEL);
   1534	if (!suof_handle)
   1535		return -ENOMEM;
   1536	handle->sobj_handle = suof_handle;
   1537	if (qat_uclo_map_suof(handle, addr_ptr, mem_size)) {
   1538		qat_uclo_del_suof(handle);
   1539		pr_err("QAT: map SUOF failed\n");
   1540		return -EINVAL;
   1541	}
   1542	return 0;
   1543}
   1544
   1545int qat_uclo_wr_mimage(struct icp_qat_fw_loader_handle *handle,
   1546		       void *addr_ptr, int mem_size)
   1547{
   1548	struct icp_qat_fw_auth_desc *desc = NULL;
   1549	int status = 0;
   1550
   1551	if (handle->chip_info->fw_auth) {
   1552		status = qat_uclo_map_auth_fw(handle, addr_ptr, mem_size, &desc);
   1553		if (!status)
   1554			status = qat_uclo_auth_fw(handle, desc);
   1555		qat_uclo_ummap_auth_fw(handle, &desc);
   1556	} else {
   1557		if (handle->chip_info->mmp_sram_size < mem_size) {
   1558			pr_err("QAT: MMP size is too large: 0x%x\n", mem_size);
   1559			return -EFBIG;
   1560		}
   1561		qat_uclo_wr_sram_by_words(handle, 0, addr_ptr, mem_size);
   1562	}
   1563	return status;
   1564}
   1565
   1566static int qat_uclo_map_uof_obj(struct icp_qat_fw_loader_handle *handle,
   1567				void *addr_ptr, int mem_size)
   1568{
   1569	struct icp_qat_uof_filehdr *filehdr;
   1570	struct icp_qat_uclo_objhandle *objhdl;
   1571
   1572	objhdl = kzalloc(sizeof(*objhdl), GFP_KERNEL);
   1573	if (!objhdl)
   1574		return -ENOMEM;
   1575	objhdl->obj_buf = kmemdup(addr_ptr, mem_size, GFP_KERNEL);
   1576	if (!objhdl->obj_buf)
   1577		goto out_objbuf_err;
   1578	filehdr = (struct icp_qat_uof_filehdr *)objhdl->obj_buf;
   1579	if (qat_uclo_check_uof_format(filehdr))
   1580		goto out_objhdr_err;
   1581	objhdl->obj_hdr = qat_uclo_map_chunk((char *)objhdl->obj_buf, filehdr,
   1582					     ICP_QAT_UOF_OBJS);
   1583	if (!objhdl->obj_hdr) {
   1584		pr_err("QAT: object file chunk is null\n");
   1585		goto out_objhdr_err;
   1586	}
   1587	handle->obj_handle = objhdl;
   1588	if (qat_uclo_parse_uof_obj(handle))
   1589		goto out_overlay_obj_err;
   1590	return 0;
   1591
   1592out_overlay_obj_err:
   1593	handle->obj_handle = NULL;
   1594	kfree(objhdl->obj_hdr);
   1595out_objhdr_err:
   1596	kfree(objhdl->obj_buf);
   1597out_objbuf_err:
   1598	kfree(objhdl);
   1599	return -ENOMEM;
   1600}
   1601
   1602static int qat_uclo_map_mof_file_hdr(struct icp_qat_fw_loader_handle *handle,
   1603				     struct icp_qat_mof_file_hdr *mof_ptr,
   1604				     u32 mof_size)
   1605{
   1606	struct icp_qat_mof_handle *mobj_handle = handle->mobj_handle;
   1607	unsigned int min_ver_offset;
   1608	unsigned int checksum;
   1609
   1610	mobj_handle->file_id = ICP_QAT_MOF_FID;
   1611	mobj_handle->mof_buf = (char *)mof_ptr;
   1612	mobj_handle->mof_size = mof_size;
   1613
   1614	min_ver_offset = mof_size - offsetof(struct icp_qat_mof_file_hdr,
   1615					     min_ver);
   1616	checksum = qat_uclo_calc_str_checksum(&mof_ptr->min_ver,
   1617					      min_ver_offset);
   1618	if (checksum != mof_ptr->checksum) {
   1619		pr_err("QAT: incorrect MOF checksum\n");
   1620		return -EINVAL;
   1621	}
   1622
   1623	mobj_handle->checksum = mof_ptr->checksum;
   1624	mobj_handle->min_ver = mof_ptr->min_ver;
   1625	mobj_handle->maj_ver = mof_ptr->maj_ver;
   1626	return 0;
   1627}
   1628
   1629static void qat_uclo_del_mof(struct icp_qat_fw_loader_handle *handle)
   1630{
   1631	struct icp_qat_mof_handle *mobj_handle = handle->mobj_handle;
   1632
   1633	kfree(mobj_handle->obj_table.obj_hdr);
   1634	mobj_handle->obj_table.obj_hdr = NULL;
   1635	kfree(handle->mobj_handle);
   1636	handle->mobj_handle = NULL;
   1637}
   1638
   1639static int qat_uclo_seek_obj_inside_mof(struct icp_qat_mof_handle *mobj_handle,
   1640					char *obj_name, char **obj_ptr,
   1641					unsigned int *obj_size)
   1642{
   1643	struct icp_qat_mof_objhdr *obj_hdr = mobj_handle->obj_table.obj_hdr;
   1644	unsigned int i;
   1645
   1646	for (i = 0; i < mobj_handle->obj_table.num_objs; i++) {
   1647		if (!strncmp(obj_hdr[i].obj_name, obj_name,
   1648			     ICP_QAT_SUOF_OBJ_NAME_LEN)) {
   1649			*obj_ptr  = obj_hdr[i].obj_buf;
   1650			*obj_size = obj_hdr[i].obj_size;
   1651			return 0;
   1652		}
   1653	}
   1654
   1655	pr_err("QAT: object %s is not found inside MOF\n", obj_name);
   1656	return -EINVAL;
   1657}
   1658
   1659static int qat_uclo_map_obj_from_mof(struct icp_qat_mof_handle *mobj_handle,
   1660				     struct icp_qat_mof_objhdr *mobj_hdr,
   1661				     struct icp_qat_mof_obj_chunkhdr *obj_chunkhdr)
   1662{
   1663	u8 *obj;
   1664
   1665	if (!strncmp(obj_chunkhdr->chunk_id, ICP_QAT_UOF_IMAG,
   1666		     ICP_QAT_MOF_OBJ_CHUNKID_LEN)) {
   1667		obj = mobj_handle->uobjs_hdr + obj_chunkhdr->offset;
   1668	} else if (!strncmp(obj_chunkhdr->chunk_id, ICP_QAT_SUOF_IMAG,
   1669			    ICP_QAT_MOF_OBJ_CHUNKID_LEN)) {
   1670		obj = mobj_handle->sobjs_hdr + obj_chunkhdr->offset;
   1671	} else {
   1672		pr_err("QAT: unsupported chunk id\n");
   1673		return -EINVAL;
   1674	}
   1675	mobj_hdr->obj_buf = obj;
   1676	mobj_hdr->obj_size = (unsigned int)obj_chunkhdr->size;
   1677	mobj_hdr->obj_name = obj_chunkhdr->name + mobj_handle->sym_str;
   1678	return 0;
   1679}
   1680
   1681static int qat_uclo_map_objs_from_mof(struct icp_qat_mof_handle *mobj_handle)
   1682{
   1683	struct icp_qat_mof_obj_chunkhdr *uobj_chunkhdr;
   1684	struct icp_qat_mof_obj_chunkhdr *sobj_chunkhdr;
   1685	struct icp_qat_mof_obj_hdr *uobj_hdr;
   1686	struct icp_qat_mof_obj_hdr *sobj_hdr;
   1687	struct icp_qat_mof_objhdr *mobj_hdr;
   1688	unsigned int uobj_chunk_num = 0;
   1689	unsigned int sobj_chunk_num = 0;
   1690	unsigned int *valid_chunk;
   1691	int ret, i;
   1692
   1693	uobj_hdr = (struct icp_qat_mof_obj_hdr *)mobj_handle->uobjs_hdr;
   1694	sobj_hdr = (struct icp_qat_mof_obj_hdr *)mobj_handle->sobjs_hdr;
   1695	if (uobj_hdr)
   1696		uobj_chunk_num = uobj_hdr->num_chunks;
   1697	if (sobj_hdr)
   1698		sobj_chunk_num = sobj_hdr->num_chunks;
   1699
   1700	mobj_hdr = kzalloc((uobj_chunk_num + sobj_chunk_num) *
   1701			   sizeof(*mobj_hdr), GFP_KERNEL);
   1702	if (!mobj_hdr)
   1703		return -ENOMEM;
   1704
   1705	mobj_handle->obj_table.obj_hdr = mobj_hdr;
   1706	valid_chunk = &mobj_handle->obj_table.num_objs;
   1707	uobj_chunkhdr = (struct icp_qat_mof_obj_chunkhdr *)
   1708			 ((uintptr_t)uobj_hdr + sizeof(*uobj_hdr));
   1709	sobj_chunkhdr = (struct icp_qat_mof_obj_chunkhdr *)
   1710			((uintptr_t)sobj_hdr + sizeof(*sobj_hdr));
   1711
   1712	/* map uof objects */
   1713	for (i = 0; i < uobj_chunk_num; i++) {
   1714		ret = qat_uclo_map_obj_from_mof(mobj_handle,
   1715						&mobj_hdr[*valid_chunk],
   1716						&uobj_chunkhdr[i]);
   1717		if (ret)
   1718			return ret;
   1719		(*valid_chunk)++;
   1720	}
   1721
   1722	/* map suof objects */
   1723	for (i = 0; i < sobj_chunk_num; i++) {
   1724		ret = qat_uclo_map_obj_from_mof(mobj_handle,
   1725						&mobj_hdr[*valid_chunk],
   1726						&sobj_chunkhdr[i]);
   1727		if (ret)
   1728			return ret;
   1729		(*valid_chunk)++;
   1730	}
   1731
   1732	if ((uobj_chunk_num + sobj_chunk_num) != *valid_chunk) {
   1733		pr_err("QAT: inconsistent UOF/SUOF chunk amount\n");
   1734		return -EINVAL;
   1735	}
   1736	return 0;
   1737}
   1738
   1739static void qat_uclo_map_mof_symobjs(struct icp_qat_mof_handle *mobj_handle,
   1740				     struct icp_qat_mof_chunkhdr *mof_chunkhdr)
   1741{
   1742	char **sym_str = (char **)&mobj_handle->sym_str;
   1743	unsigned int *sym_size = &mobj_handle->sym_size;
   1744	struct icp_qat_mof_str_table *str_table_obj;
   1745
   1746	*sym_size = *(unsigned int *)(uintptr_t)
   1747		    (mof_chunkhdr->offset + mobj_handle->mof_buf);
   1748	*sym_str = (char *)(uintptr_t)
   1749		   (mobj_handle->mof_buf + mof_chunkhdr->offset +
   1750		    sizeof(str_table_obj->tab_len));
   1751}
   1752
   1753static void qat_uclo_map_mof_chunk(struct icp_qat_mof_handle *mobj_handle,
   1754				   struct icp_qat_mof_chunkhdr *mof_chunkhdr)
   1755{
   1756	char *chunk_id = mof_chunkhdr->chunk_id;
   1757
   1758	if (!strncmp(chunk_id, ICP_QAT_MOF_SYM_OBJS, ICP_QAT_MOF_OBJ_ID_LEN))
   1759		qat_uclo_map_mof_symobjs(mobj_handle, mof_chunkhdr);
   1760	else if (!strncmp(chunk_id, ICP_QAT_UOF_OBJS, ICP_QAT_MOF_OBJ_ID_LEN))
   1761		mobj_handle->uobjs_hdr = mobj_handle->mof_buf +
   1762					 mof_chunkhdr->offset;
   1763	else if (!strncmp(chunk_id, ICP_QAT_SUOF_OBJS, ICP_QAT_MOF_OBJ_ID_LEN))
   1764		mobj_handle->sobjs_hdr = mobj_handle->mof_buf +
   1765					 mof_chunkhdr->offset;
   1766}
   1767
   1768static int qat_uclo_check_mof_format(struct icp_qat_mof_file_hdr *mof_hdr)
   1769{
   1770	int maj = mof_hdr->maj_ver & 0xff;
   1771	int min = mof_hdr->min_ver & 0xff;
   1772
   1773	if (mof_hdr->file_id != ICP_QAT_MOF_FID) {
   1774		pr_err("QAT: invalid header 0x%x\n", mof_hdr->file_id);
   1775		return -EINVAL;
   1776	}
   1777
   1778	if (mof_hdr->num_chunks <= 0x1) {
   1779		pr_err("QAT: MOF chunk amount is incorrect\n");
   1780		return -EINVAL;
   1781	}
   1782	if (maj != ICP_QAT_MOF_MAJVER || min != ICP_QAT_MOF_MINVER) {
   1783		pr_err("QAT: bad MOF version, major 0x%x, minor 0x%x\n",
   1784		       maj, min);
   1785		return -EINVAL;
   1786	}
   1787	return 0;
   1788}
   1789
   1790static int qat_uclo_map_mof_obj(struct icp_qat_fw_loader_handle *handle,
   1791				struct icp_qat_mof_file_hdr *mof_ptr,
   1792				u32 mof_size, char *obj_name, char **obj_ptr,
   1793				unsigned int *obj_size)
   1794{
   1795	struct icp_qat_mof_chunkhdr *mof_chunkhdr;
   1796	unsigned int file_id = mof_ptr->file_id;
   1797	struct icp_qat_mof_handle *mobj_handle;
   1798	unsigned short chunks_num;
   1799	unsigned int i;
   1800	int ret;
   1801
   1802	if (file_id == ICP_QAT_UOF_FID || file_id == ICP_QAT_SUOF_FID) {
   1803		if (obj_ptr)
   1804			*obj_ptr = (char *)mof_ptr;
   1805		if (obj_size)
   1806			*obj_size = mof_size;
   1807		return 0;
   1808	}
   1809	if (qat_uclo_check_mof_format(mof_ptr))
   1810		return -EINVAL;
   1811
   1812	mobj_handle = kzalloc(sizeof(*mobj_handle), GFP_KERNEL);
   1813	if (!mobj_handle)
   1814		return -ENOMEM;
   1815
   1816	handle->mobj_handle = mobj_handle;
   1817	ret = qat_uclo_map_mof_file_hdr(handle, mof_ptr, mof_size);
   1818	if (ret)
   1819		return ret;
   1820
   1821	mof_chunkhdr = (void *)mof_ptr + sizeof(*mof_ptr);
   1822	chunks_num = mof_ptr->num_chunks;
   1823
   1824	/* Parse MOF file chunks */
   1825	for (i = 0; i < chunks_num; i++)
   1826		qat_uclo_map_mof_chunk(mobj_handle, &mof_chunkhdr[i]);
   1827
   1828	/* All sym_objs uobjs and sobjs should be available */
   1829	if (!mobj_handle->sym_str ||
   1830	    (!mobj_handle->uobjs_hdr && !mobj_handle->sobjs_hdr))
   1831		return -EINVAL;
   1832
   1833	ret = qat_uclo_map_objs_from_mof(mobj_handle);
   1834	if (ret)
   1835		return ret;
   1836
   1837	/* Seek specified uof object in MOF */
   1838	return qat_uclo_seek_obj_inside_mof(mobj_handle, obj_name,
   1839					    obj_ptr, obj_size);
   1840}
   1841
   1842int qat_uclo_map_obj(struct icp_qat_fw_loader_handle *handle,
   1843		     void *addr_ptr, u32 mem_size, char *obj_name)
   1844{
   1845	char *obj_addr;
   1846	u32 obj_size;
   1847	int ret;
   1848
   1849	BUILD_BUG_ON(ICP_QAT_UCLO_MAX_AE >=
   1850		     (sizeof(handle->hal_handle->ae_mask) * 8));
   1851
   1852	if (!handle || !addr_ptr || mem_size < 24)
   1853		return -EINVAL;
   1854
   1855	if (obj_name) {
   1856		ret = qat_uclo_map_mof_obj(handle, addr_ptr, mem_size, obj_name,
   1857					   &obj_addr, &obj_size);
   1858		if (ret)
   1859			return ret;
   1860	} else {
   1861		obj_addr = addr_ptr;
   1862		obj_size = mem_size;
   1863	}
   1864
   1865	return (handle->chip_info->fw_auth) ?
   1866			qat_uclo_map_suof_obj(handle, obj_addr, obj_size) :
   1867			qat_uclo_map_uof_obj(handle, obj_addr, obj_size);
   1868}
   1869
   1870void qat_uclo_del_obj(struct icp_qat_fw_loader_handle *handle)
   1871{
   1872	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
   1873	unsigned int a;
   1874
   1875	if (handle->mobj_handle)
   1876		qat_uclo_del_mof(handle);
   1877	if (handle->sobj_handle)
   1878		qat_uclo_del_suof(handle);
   1879	if (!obj_handle)
   1880		return;
   1881
   1882	kfree(obj_handle->uword_buf);
   1883	for (a = 0; a < obj_handle->uimage_num; a++)
   1884		kfree(obj_handle->ae_uimage[a].page);
   1885
   1886	for (a = 0; a < handle->hal_handle->ae_max_num; a++)
   1887		qat_uclo_free_ae_data(&obj_handle->ae_data[a]);
   1888
   1889	kfree(obj_handle->obj_hdr);
   1890	kfree(obj_handle->obj_buf);
   1891	kfree(obj_handle);
   1892	handle->obj_handle = NULL;
   1893}
   1894
   1895static void qat_uclo_fill_uwords(struct icp_qat_uclo_objhandle *obj_handle,
   1896				 struct icp_qat_uclo_encap_page *encap_page,
   1897				 u64 *uword, unsigned int addr_p,
   1898				 unsigned int raddr, u64 fill)
   1899{
   1900	unsigned int i, addr;
   1901	u64 uwrd = 0;
   1902
   1903	if (!encap_page) {
   1904		*uword = fill;
   1905		return;
   1906	}
   1907	addr = (encap_page->page_region) ? raddr : addr_p;
   1908	for (i = 0; i < encap_page->uwblock_num; i++) {
   1909		if (addr >= encap_page->uwblock[i].start_addr &&
   1910		    addr <= encap_page->uwblock[i].start_addr +
   1911		    encap_page->uwblock[i].words_num - 1) {
   1912			addr -= encap_page->uwblock[i].start_addr;
   1913			addr *= obj_handle->uword_in_bytes;
   1914			memcpy(&uwrd, (void *)(((uintptr_t)
   1915			       encap_page->uwblock[i].micro_words) + addr),
   1916			       obj_handle->uword_in_bytes);
   1917			uwrd = uwrd & GENMASK_ULL(43, 0);
   1918		}
   1919	}
   1920	*uword = uwrd;
   1921	if (*uword == INVLD_UWORD)
   1922		*uword = fill;
   1923}
   1924
   1925static void qat_uclo_wr_uimage_raw_page(struct icp_qat_fw_loader_handle *handle,
   1926					struct icp_qat_uclo_encap_page
   1927					*encap_page, unsigned int ae)
   1928{
   1929	unsigned int uw_physical_addr, uw_relative_addr, i, words_num, cpylen;
   1930	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
   1931	u64 fill_pat;
   1932
   1933	/* load the page starting at appropriate ustore address */
   1934	/* get fill-pattern from an image -- they are all the same */
   1935	memcpy(&fill_pat, obj_handle->ae_uimage[0].img_ptr->fill_pattern,
   1936	       sizeof(u64));
   1937	uw_physical_addr = encap_page->beg_addr_p;
   1938	uw_relative_addr = 0;
   1939	words_num = encap_page->micro_words_num;
   1940	while (words_num) {
   1941		if (words_num < UWORD_CPYBUF_SIZE)
   1942			cpylen = words_num;
   1943		else
   1944			cpylen = UWORD_CPYBUF_SIZE;
   1945
   1946		/* load the buffer */
   1947		for (i = 0; i < cpylen; i++)
   1948			qat_uclo_fill_uwords(obj_handle, encap_page,
   1949					     &obj_handle->uword_buf[i],
   1950					     uw_physical_addr + i,
   1951					     uw_relative_addr + i, fill_pat);
   1952
   1953		/* copy the buffer to ustore */
   1954		qat_hal_wr_uwords(handle, (unsigned char)ae,
   1955				  uw_physical_addr, cpylen,
   1956				  obj_handle->uword_buf);
   1957
   1958		uw_physical_addr += cpylen;
   1959		uw_relative_addr += cpylen;
   1960		words_num -= cpylen;
   1961	}
   1962}
   1963
   1964static void qat_uclo_wr_uimage_page(struct icp_qat_fw_loader_handle *handle,
   1965				    struct icp_qat_uof_image *image)
   1966{
   1967	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
   1968	unsigned long ae_mask = handle->hal_handle->ae_mask;
   1969	unsigned long cfg_ae_mask = handle->cfg_ae_mask;
   1970	unsigned long ae_assigned = image->ae_assigned;
   1971	struct icp_qat_uclo_aedata *aed;
   1972	unsigned int ctx_mask, s;
   1973	struct icp_qat_uclo_page *page;
   1974	unsigned char ae;
   1975	int ctx;
   1976
   1977	if (ICP_QAT_CTX_MODE(image->ae_mode) == ICP_QAT_UCLO_MAX_CTX)
   1978		ctx_mask = 0xff;
   1979	else
   1980		ctx_mask = 0x55;
   1981	/* load the default page and set assigned CTX PC
   1982	 * to the entrypoint address */
   1983	for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) {
   1984		if (!test_bit(ae, &cfg_ae_mask))
   1985			continue;
   1986
   1987		if (!test_bit(ae, &ae_assigned))
   1988			continue;
   1989
   1990		aed = &obj_handle->ae_data[ae];
   1991		/* find the slice to which this image is assigned */
   1992		for (s = 0; s < aed->slice_num; s++) {
   1993			if (image->ctx_assigned &
   1994			    aed->ae_slices[s].ctx_mask_assigned)
   1995				break;
   1996		}
   1997		if (s >= aed->slice_num)
   1998			continue;
   1999		page = aed->ae_slices[s].page;
   2000		if (!page->encap_page->def_page)
   2001			continue;
   2002		qat_uclo_wr_uimage_raw_page(handle, page->encap_page, ae);
   2003
   2004		page = aed->ae_slices[s].page;
   2005		for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++)
   2006			aed->ae_slices[s].cur_page[ctx] =
   2007					(ctx_mask & (1 << ctx)) ? page : NULL;
   2008		qat_hal_set_live_ctx(handle, (unsigned char)ae,
   2009				     image->ctx_assigned);
   2010		qat_hal_set_pc(handle, (unsigned char)ae, image->ctx_assigned,
   2011			       image->entry_address);
   2012	}
   2013}
   2014
   2015static int qat_uclo_wr_suof_img(struct icp_qat_fw_loader_handle *handle)
   2016{
   2017	unsigned int i;
   2018	struct icp_qat_fw_auth_desc *desc = NULL;
   2019	struct icp_qat_suof_handle *sobj_handle = handle->sobj_handle;
   2020	struct icp_qat_suof_img_hdr *simg_hdr = sobj_handle->img_table.simg_hdr;
   2021
   2022	for (i = 0; i < sobj_handle->img_table.num_simgs; i++) {
   2023		if (qat_uclo_map_auth_fw(handle,
   2024					 (char *)simg_hdr[i].simg_buf,
   2025					 (unsigned int)
   2026					 simg_hdr[i].simg_len,
   2027					 &desc))
   2028			goto wr_err;
   2029		if (qat_uclo_auth_fw(handle, desc))
   2030			goto wr_err;
   2031		if (qat_uclo_is_broadcast(handle, i)) {
   2032			if (qat_uclo_broadcast_load_fw(handle, desc))
   2033				goto wr_err;
   2034		} else {
   2035			if (qat_uclo_load_fw(handle, desc))
   2036				goto wr_err;
   2037		}
   2038		qat_uclo_ummap_auth_fw(handle, &desc);
   2039	}
   2040	return 0;
   2041wr_err:
   2042	qat_uclo_ummap_auth_fw(handle, &desc);
   2043	return -EINVAL;
   2044}
   2045
   2046static int qat_uclo_wr_uof_img(struct icp_qat_fw_loader_handle *handle)
   2047{
   2048	struct icp_qat_uclo_objhandle *obj_handle = handle->obj_handle;
   2049	unsigned int i;
   2050
   2051	if (qat_uclo_init_globals(handle))
   2052		return -EINVAL;
   2053	for (i = 0; i < obj_handle->uimage_num; i++) {
   2054		if (!obj_handle->ae_uimage[i].img_ptr)
   2055			return -EINVAL;
   2056		if (qat_uclo_init_ustore(handle, &obj_handle->ae_uimage[i]))
   2057			return -EINVAL;
   2058		qat_uclo_wr_uimage_page(handle,
   2059					obj_handle->ae_uimage[i].img_ptr);
   2060	}
   2061	return 0;
   2062}
   2063
   2064int qat_uclo_wr_all_uimage(struct icp_qat_fw_loader_handle *handle)
   2065{
   2066	return (handle->chip_info->fw_auth) ? qat_uclo_wr_suof_img(handle) :
   2067				   qat_uclo_wr_uof_img(handle);
   2068}
   2069
   2070int qat_uclo_set_cfg_ae_mask(struct icp_qat_fw_loader_handle *handle,
   2071			     unsigned int cfg_ae_mask)
   2072{
   2073	if (!cfg_ae_mask)
   2074		return -EINVAL;
   2075
   2076	handle->cfg_ae_mask = cfg_ae_mask;
   2077	return 0;
   2078}