cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

dcn301_fpu.h (1675B)


      1/*
      2 * Copyright 2019-2021 Advanced Micro Devices, Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 *
     22 * Authors: AMD
     23 *
     24 */
     25
     26#ifndef __DCN301_FPU_H__
     27#define __DCN301_FPU_H__
     28
     29void dcn301_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);
     30
     31void dcn301_fpu_set_wm_ranges(int i,
     32	struct pp_smu_wm_range_sets *ranges,
     33	struct _vcs_dpi_soc_bounding_box_st *loaded_bb);
     34
     35void dcn301_fpu_init_soc_bounding_box(struct bp_soc_bb_info bb_info);
     36
     37void dcn301_calculate_wm_and_dlg_fp(struct dc *dc,
     38		struct dc_state *context,
     39		display_e2e_pipe_params_st *pipes,
     40		int pipe_cnt,
     41		int vlevel_req);
     42#endif /* __DCN301_FPU_H__*/