cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

dmacgp102.c (2380B)

      1/*
      2 * Copyright 2016 Red Hat Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 *
     22 * Authors: Ben Skeggs <bskeggs@redhat.com>
     23 */
     24#include "channv50.h"
     25
     26#include <subdev/timer.h>
     27
     28static int
     29gp102_disp_dmac_init(struct nv50_disp_chan *chan)
     30{
     31	struct nvkm_subdev *subdev = &chan->disp->base.engine.subdev;
     32	struct nvkm_device *device = subdev->device;
     33	int ctrl = chan->chid.ctrl;
     34	int user = chan->chid.user;
     35
     36	/* initialise channel for dma command submission */
     37	nvkm_wr32(device, 0x611494 + (ctrl * 0x0010), chan->push);
     38	nvkm_wr32(device, 0x611498 + (ctrl * 0x0010), 0x00010000);
     39	nvkm_wr32(device, 0x61149c + (ctrl * 0x0010), 0x00000001);
     40	nvkm_mask(device, 0x610490 + (ctrl * 0x0010), 0x00000010, 0x00000010);
     41	nvkm_wr32(device, 0x640000 + (ctrl * 0x1000), chan->suspend_put);
     42	nvkm_wr32(device, 0x610490 + (ctrl * 0x0010), 0x00000013);
     43
     44	/* wait for it to go inactive */
     45	if (nvkm_msec(device, 2000,
     46		if (!(nvkm_rd32(device, 0x610490 + (ctrl * 0x10)) & 0x80000000))
     47			break;
     48	) < 0) {
     49		nvkm_error(subdev, "ch %d init: %08x\n", user,
     50			   nvkm_rd32(device, 0x610490 + (ctrl * 0x10)));
     51		return -EBUSY;
     52	}
     53
     54	return 0;
     55}
     56
     57const struct nv50_disp_chan_func
     58gp102_disp_dmac_func = {
     59	.init = gp102_disp_dmac_init,
     60	.fini = gf119_disp_dmac_fini,
     61	.intr = gf119_disp_chan_intr,
     62	.user = nv50_disp_chan_user,
     63	.bind = gf119_disp_dmac_bind,
     64};