cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

nv41.c (2086B)

      1/*
      2 * Copyright 2012 Red Hat Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 *
     22 * Authors: Ben Skeggs
     23 */
     24#include "mem.h"
     25#include "vmm.h"
     26
     27#include <core/option.h>
     28
     29#include <nvif/class.h>
     30
     31static void
     32nv41_mmu_init(struct nvkm_mmu *mmu)
     33{
     34	struct nvkm_device *device = mmu->subdev.device;
     35	nvkm_wr32(device, 0x100800, 0x00000002 | mmu->vmm->pd->pt[0]->addr);
     36	nvkm_mask(device, 0x10008c, 0x00000100, 0x00000100);
     37	nvkm_wr32(device, 0x100820, 0x00000000);
     38}
     39
     40static const struct nvkm_mmu_func
     41nv41_mmu = {
     42	.init = nv41_mmu_init,
     43	.dma_bits = 39,
     44	.mmu = {{ -1, -1, NVIF_CLASS_MMU_NV04}},
     45	.mem = {{ -1, -1, NVIF_CLASS_MEM_NV04}, nv04_mem_new, nv04_mem_map },
     46	.vmm = {{ -1, -1, NVIF_CLASS_VMM_NV04}, nv41_vmm_new, true },
     47};
     48
     49int
     50nv41_mmu_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
     51	     struct nvkm_mmu **pmmu)
     52{
     53	if (device->type == NVKM_DEVICE_AGP ||
     54	    !nvkm_boolopt(device->cfgopt, "NvPCIE", true))
     55		return nv04_mmu_new(device, type, inst, pmmu);
     56
     57	return nvkm_mmu_new_(&nv41_mmu, device, type, inst, pmmu);
     58}