cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

vmmnv50.c (9481B)


      1/*
      2 * Copyright 2017 Red Hat Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 */
     22#include "vmm.h"
     23
     24#include <subdev/fb.h>
     25#include <subdev/timer.h>
     26#include <engine/gr.h>
     27
     28#include <nvif/if500d.h>
     29#include <nvif/unpack.h>
     30
     31static inline void
     32nv50_vmm_pgt_pte(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt,
     33		 u32 ptei, u32 ptes, struct nvkm_vmm_map *map, u64 addr)
     34{
     35	u64 next = addr + map->type, data;
     36	u32 pten;
     37	int log2blk;
     38
     39	map->type += ptes * map->ctag;
     40
     41	while (ptes) {
     42		for (log2blk = 7; log2blk >= 0; log2blk--) {
     43			pten = 1 << log2blk;
     44			if (ptes >= pten && IS_ALIGNED(ptei, pten))
     45				break;
     46		}
     47
     48		data  = next | (log2blk << 7);
     49		next += pten * map->next;
     50		ptes -= pten;
     51
     52		while (pten--)
     53			VMM_WO064(pt, vmm, ptei++ * 8, data);
     54	}
     55}
     56
     57static void
     58nv50_vmm_pgt_sgl(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt,
     59		 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
     60{
     61	VMM_MAP_ITER_SGL(vmm, pt, ptei, ptes, map, nv50_vmm_pgt_pte);
     62}
     63
     64static void
     65nv50_vmm_pgt_dma(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt,
     66		 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
     67{
     68	if (map->page->shift == PAGE_SHIFT) {
     69		VMM_SPAM(vmm, "DMAA %08x %08x PTE(s)", ptei, ptes);
     70		nvkm_kmap(pt->memory);
     71		while (ptes--) {
     72			const u64 data = *map->dma++ + map->type;
     73			VMM_WO064(pt, vmm, ptei++ * 8, data);
     74			map->type += map->ctag;
     75		}
     76		nvkm_done(pt->memory);
     77		return;
     78	}
     79
     80	VMM_MAP_ITER_DMA(vmm, pt, ptei, ptes, map, nv50_vmm_pgt_pte);
     81}
     82
     83static void
     84nv50_vmm_pgt_mem(struct nvkm_vmm *vmm, struct nvkm_mmu_pt *pt,
     85		 u32 ptei, u32 ptes, struct nvkm_vmm_map *map)
     86{
     87	VMM_MAP_ITER_MEM(vmm, pt, ptei, ptes, map, nv50_vmm_pgt_pte);
     88}
     89
     90static void
     91nv50_vmm_pgt_unmap(struct nvkm_vmm *vmm,
     92		   struct nvkm_mmu_pt *pt, u32 ptei, u32 ptes)
     93{
     94	VMM_FO064(pt, vmm, ptei * 8, 0ULL, ptes);
     95}
     96
     97static const struct nvkm_vmm_desc_func
     98nv50_vmm_pgt = {
     99	.unmap = nv50_vmm_pgt_unmap,
    100	.mem = nv50_vmm_pgt_mem,
    101	.dma = nv50_vmm_pgt_dma,
    102	.sgl = nv50_vmm_pgt_sgl,
    103};
    104
    105static bool
    106nv50_vmm_pde(struct nvkm_vmm *vmm, struct nvkm_vmm_pt *pgt, u64 *pdata)
    107{
    108	struct nvkm_mmu_pt *pt;
    109	u64 data = 0xdeadcafe00000000ULL;
    110	if (pgt && (pt = pgt->pt[0])) {
    111		switch (pgt->page) {
    112		case 16: data = 0x00000001; break;
    113		case 12: data = 0x00000003;
    114			switch (nvkm_memory_size(pt->memory)) {
    115			case 0x100000: data |= 0x00000000; break;
    116			case 0x040000: data |= 0x00000020; break;
    117			case 0x020000: data |= 0x00000040; break;
    118			case 0x010000: data |= 0x00000060; break;
    119			default:
    120				WARN_ON(1);
    121				return false;
    122			}
    123			break;
    124		default:
    125			WARN_ON(1);
    126			return false;
    127		}
    128
    129		switch (nvkm_memory_target(pt->memory)) {
    130		case NVKM_MEM_TARGET_VRAM: data |= 0x00000000; break;
    131		case NVKM_MEM_TARGET_HOST: data |= 0x00000008; break;
    132		case NVKM_MEM_TARGET_NCOH: data |= 0x0000000c; break;
    133		default:
    134			WARN_ON(1);
    135			return false;
    136		}
    137
    138		data |= pt->addr;
    139	}
    140	*pdata = data;
    141	return true;
    142}
    143
    144static void
    145nv50_vmm_pgd_pde(struct nvkm_vmm *vmm, struct nvkm_vmm_pt *pgd, u32 pdei)
    146{
    147	struct nvkm_vmm_join *join;
    148	u32 pdeo = vmm->mmu->func->vmm.pd_offset + (pdei * 8);
    149	u64 data;
    150
    151	if (!nv50_vmm_pde(vmm, pgd->pde[pdei], &data))
    152		return;
    153
    154	list_for_each_entry(join, &vmm->join, head) {
    155		nvkm_kmap(join->inst);
    156		nvkm_wo64(join->inst, pdeo, data);
    157		nvkm_done(join->inst);
    158	}
    159}
    160
    161static const struct nvkm_vmm_desc_func
    162nv50_vmm_pgd = {
    163	.pde = nv50_vmm_pgd_pde,
    164};
    165
    166const struct nvkm_vmm_desc
    167nv50_vmm_desc_12[] = {
    168	{ PGT, 17, 8, 0x1000, &nv50_vmm_pgt },
    169	{ PGD, 11, 0, 0x0000, &nv50_vmm_pgd },
    170	{}
    171};
    172
    173const struct nvkm_vmm_desc
    174nv50_vmm_desc_16[] = {
    175	{ PGT, 13, 8, 0x1000, &nv50_vmm_pgt },
    176	{ PGD, 11, 0, 0x0000, &nv50_vmm_pgd },
    177	{}
    178};
    179
    180void
    181nv50_vmm_flush(struct nvkm_vmm *vmm, int level)
    182{
    183	struct nvkm_subdev *subdev = &vmm->mmu->subdev;
    184	struct nvkm_device *device = subdev->device;
    185	int i, id;
    186
    187	mutex_lock(&vmm->mmu->mutex);
    188	for (i = 0; i < NVKM_SUBDEV_NR; i++) {
    189		if (!atomic_read(&vmm->engref[i]))
    190			continue;
    191
    192		/* unfortunate hw bug workaround... */
    193		if (i == NVKM_ENGINE_GR && device->gr) {
    194			int ret = nvkm_gr_tlb_flush(device->gr);
    195			if (ret != -ENODEV)
    196				continue;
    197		}
    198
    199		switch (i) {
    200		case NVKM_ENGINE_GR    : id = 0x00; break;
    201		case NVKM_ENGINE_VP    :
    202		case NVKM_ENGINE_MSPDEC: id = 0x01; break;
    203		case NVKM_SUBDEV_BAR   : id = 0x06; break;
    204		case NVKM_ENGINE_MSPPP :
    205		case NVKM_ENGINE_MPEG  : id = 0x08; break;
    206		case NVKM_ENGINE_BSP   :
    207		case NVKM_ENGINE_MSVLD : id = 0x09; break;
    208		case NVKM_ENGINE_CIPHER:
    209		case NVKM_ENGINE_SEC   : id = 0x0a; break;
    210		case NVKM_ENGINE_CE    : id = 0x0d; break;
    211		default:
    212			continue;
    213		}
    214
    215		nvkm_wr32(device, 0x100c80, (id << 16) | 1);
    216		if (nvkm_msec(device, 2000,
    217			if (!(nvkm_rd32(device, 0x100c80) & 0x00000001))
    218				break;
    219		) < 0)
    220			nvkm_error(subdev, "%s mmu invalidate timeout\n", nvkm_subdev_type[i]);
    221	}
    222	mutex_unlock(&vmm->mmu->mutex);
    223}
    224
    225int
    226nv50_vmm_valid(struct nvkm_vmm *vmm, void *argv, u32 argc,
    227	       struct nvkm_vmm_map *map)
    228{
    229	const struct nvkm_vmm_page *page = map->page;
    230	union {
    231		struct nv50_vmm_map_vn vn;
    232		struct nv50_vmm_map_v0 v0;
    233	} *args = argv;
    234	struct nvkm_device *device = vmm->mmu->subdev.device;
    235	struct nvkm_ram *ram = device->fb->ram;
    236	struct nvkm_memory *memory = map->memory;
    237	u8  aper, kind, kind_inv, comp, priv, ro;
    238	int kindn, ret = -ENOSYS;
    239	const u8 *kindm;
    240
    241	map->type = map->ctag = 0;
    242	map->next = 1 << page->shift;
    243
    244	if (!(ret = nvif_unpack(ret, &argv, &argc, args->v0, 0, 0, false))) {
    245		ro   = !!args->v0.ro;
    246		priv = !!args->v0.priv;
    247		kind = args->v0.kind & 0x7f;
    248		comp = args->v0.comp & 0x03;
    249	} else
    250	if (!(ret = nvif_unvers(ret, &argv, &argc, args->vn))) {
    251		ro   = 0;
    252		priv = 0;
    253		kind = 0x00;
    254		comp = 0;
    255	} else {
    256		VMM_DEBUG(vmm, "args");
    257		return ret;
    258	}
    259
    260	switch (nvkm_memory_target(memory)) {
    261	case NVKM_MEM_TARGET_VRAM:
    262		if (ram->stolen) {
    263			map->type |= ram->stolen;
    264			aper = 3;
    265		} else {
    266			aper = 0;
    267		}
    268		break;
    269	case NVKM_MEM_TARGET_HOST:
    270		aper = 2;
    271		break;
    272	case NVKM_MEM_TARGET_NCOH:
    273		aper = 3;
    274		break;
    275	default:
    276		WARN_ON(1);
    277		return -EINVAL;
    278	}
    279
    280	kindm = vmm->mmu->func->kind(vmm->mmu, &kindn, &kind_inv);
    281	if (kind >= kindn || kindm[kind] == kind_inv) {
    282		VMM_DEBUG(vmm, "kind %02x", kind);
    283		return -EINVAL;
    284	}
    285
    286	if (map->mem && map->mem->type != kindm[kind]) {
    287		VMM_DEBUG(vmm, "kind %02x bankswz: %d %d", kind,
    288			  kindm[kind], map->mem->type);
    289		return -EINVAL;
    290	}
    291
    292	if (comp) {
    293		u32 tags = (nvkm_memory_size(memory) >> 16) * comp;
    294		if (aper != 0 || !(page->type & NVKM_VMM_PAGE_COMP)) {
    295			VMM_DEBUG(vmm, "comp %d %02x", aper, page->type);
    296			return -EINVAL;
    297		}
    298
    299		ret = nvkm_memory_tags_get(memory, device, tags, NULL,
    300					   &map->tags);
    301		if (ret) {
    302			VMM_DEBUG(vmm, "comp %d", ret);
    303			return ret;
    304		}
    305
    306		if (map->tags->mn) {
    307			u32 tags = map->tags->mn->offset + (map->offset >> 16);
    308			map->ctag |= (u64)comp << 49;
    309			map->type |= (u64)comp << 47;
    310			map->type |= (u64)tags << 49;
    311			map->next |= map->ctag;
    312		}
    313	}
    314
    315	map->type |= BIT(0); /* Valid. */
    316	map->type |= (u64)ro << 3;
    317	map->type |= (u64)aper << 4;
    318	map->type |= (u64)priv << 6;
    319	map->type |= (u64)kind << 40;
    320	return 0;
    321}
    322
    323void
    324nv50_vmm_part(struct nvkm_vmm *vmm, struct nvkm_memory *inst)
    325{
    326	struct nvkm_vmm_join *join;
    327
    328	list_for_each_entry(join, &vmm->join, head) {
    329		if (join->inst == inst) {
    330			list_del(&join->head);
    331			kfree(join);
    332			break;
    333		}
    334	}
    335}
    336
    337int
    338nv50_vmm_join(struct nvkm_vmm *vmm, struct nvkm_memory *inst)
    339{
    340	const u32 pd_offset = vmm->mmu->func->vmm.pd_offset;
    341	struct nvkm_vmm_join *join;
    342	int ret = 0;
    343	u64 data;
    344	u32 pdei;
    345
    346	if (!(join = kmalloc(sizeof(*join), GFP_KERNEL)))
    347		return -ENOMEM;
    348	join->inst = inst;
    349	list_add_tail(&join->head, &vmm->join);
    350
    351	nvkm_kmap(join->inst);
    352	for (pdei = vmm->start >> 29; pdei <= (vmm->limit - 1) >> 29; pdei++) {
    353		if (!nv50_vmm_pde(vmm, vmm->pd->pde[pdei], &data)) {
    354			ret = -EINVAL;
    355			break;
    356		}
    357		nvkm_wo64(join->inst, pd_offset + (pdei * 8), data);
    358	}
    359	nvkm_done(join->inst);
    360	return ret;
    361}
    362
    363static const struct nvkm_vmm_func
    364nv50_vmm = {
    365	.join = nv50_vmm_join,
    366	.part = nv50_vmm_part,
    367	.valid = nv50_vmm_valid,
    368	.flush = nv50_vmm_flush,
    369	.page_block = 1 << 29,
    370	.page = {
    371		{ 16, &nv50_vmm_desc_16[0], NVKM_VMM_PAGE_xVxC },
    372		{ 12, &nv50_vmm_desc_12[0], NVKM_VMM_PAGE_xVHx },
    373		{}
    374	}
    375};
    376
    377int
    378nv50_vmm_new(struct nvkm_mmu *mmu, bool managed, u64 addr, u64 size,
    379	     void *argv, u32 argc, struct lock_class_key *key, const char *name,
    380	     struct nvkm_vmm **pvmm)
    381{
    382	return nv04_vmm_new_(&nv50_vmm, mmu, 0, managed, addr, size,
    383			     argv, argc, key, name, pvmm);
    384}