cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

vmmtu102.c (2642B)


      1/*
      2 * Copyright 2018 Red Hat Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 */
     22#include "vmm.h"
     23
     24#include <subdev/timer.h>
     25
     26static void
     27tu102_vmm_flush(struct nvkm_vmm *vmm, int depth)
     28{
     29	struct nvkm_device *device = vmm->mmu->subdev.device;
     30	u32 type = (5 /* CACHE_LEVEL_UP_TO_PDE3 */ - depth) << 24;
     31
     32	type |= 0x00000001; /* PAGE_ALL */
     33	if (atomic_read(&vmm->engref[NVKM_SUBDEV_BAR]))
     34		type |= 0x00000004; /* HUB_ONLY */
     35
     36	mutex_lock(&vmm->mmu->mutex);
     37
     38	nvkm_wr32(device, 0xb830a0, vmm->pd->pt[0]->addr >> 8);
     39	nvkm_wr32(device, 0xb830a4, 0x00000000);
     40	nvkm_wr32(device, 0x100e68, 0x00000000);
     41	nvkm_wr32(device, 0xb830b0, 0x80000000 | type);
     42
     43	nvkm_msec(device, 2000,
     44		if (!(nvkm_rd32(device, 0xb830b0) & 0x80000000))
     45			break;
     46	);
     47
     48	mutex_unlock(&vmm->mmu->mutex);
     49}
     50
     51static const struct nvkm_vmm_func
     52tu102_vmm = {
     53	.join = gv100_vmm_join,
     54	.part = gf100_vmm_part,
     55	.aper = gf100_vmm_aper,
     56	.valid = gp100_vmm_valid,
     57	.flush = tu102_vmm_flush,
     58	.mthd = gp100_vmm_mthd,
     59	.page = {
     60		{ 47, &gp100_vmm_desc_16[4], NVKM_VMM_PAGE_Sxxx },
     61		{ 38, &gp100_vmm_desc_16[3], NVKM_VMM_PAGE_Sxxx },
     62		{ 29, &gp100_vmm_desc_16[2], NVKM_VMM_PAGE_Sxxx },
     63		{ 21, &gp100_vmm_desc_16[1], NVKM_VMM_PAGE_SVxC },
     64		{ 16, &gp100_vmm_desc_16[0], NVKM_VMM_PAGE_SVxC },
     65		{ 12, &gp100_vmm_desc_12[0], NVKM_VMM_PAGE_SVHx },
     66		{}
     67	}
     68};
     69
     70int
     71tu102_vmm_new(struct nvkm_mmu *mmu, bool managed, u64 addr, u64 size,
     72	      void *argv, u32 argc, struct lock_class_key *key,
     73	      const char *name, struct nvkm_vmm **pvmm)
     74{
     75	return gp100_vmm_new_(&tu102_vmm, mmu, managed, addr, size,
     76			      argv, argc, key, name, pvmm);
     77}