cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

gp102.c (1932B)


      1/*
      2 * Copyright 2016 Red Hat Inc.
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a
      5 * copy of this software and associated documentation files (the "Software"),
      6 * to deal in the Software without restriction, including without limitation
      7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
      8 * and/or sell copies of the Software, and to permit persons to whom the
      9 * Software is furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     20 * OTHER DEALINGS IN THE SOFTWARE.
     21 *
     22 * Authors: Ben Skeggs <bskeggs@redhat.com>
     23 */
     24#include "priv.h"
     25
     26void
     27gp102_pmu_reset(struct nvkm_pmu *pmu)
     28{
     29	struct nvkm_device *device = pmu->subdev.device;
     30	nvkm_mask(device, 0x10a3c0, 0x00000001, 0x00000001);
     31	nvkm_mask(device, 0x10a3c0, 0x00000001, 0x00000000);
     32}
     33
     34static bool
     35gp102_pmu_enabled(struct nvkm_pmu *pmu)
     36{
     37	return !(nvkm_rd32(pmu->subdev.device, 0x10a3c0) & 0x00000001);
     38}
     39
     40static const struct nvkm_pmu_func
     41gp102_pmu = {
     42	.flcn = &gm200_pmu_flcn,
     43	.enabled = gp102_pmu_enabled,
     44	.reset = gp102_pmu_reset,
     45};
     46
     47static const struct nvkm_pmu_fwif
     48gp102_pmu_fwif[] = {
     49	{ -1, gm200_pmu_nofw, &gp102_pmu },
     50	{}
     51};
     52
     53int
     54gp102_pmu_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
     55	      struct nvkm_pmu **ppmu)
     56{
     57	return nvkm_pmu_new_(gp102_pmu_fwif, device, type, inst, ppmu);
     58}