cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

boot_loader.h (2156B)


      1/* SPDX-License-Identifier: ISC */
      2/* Copyright (c) 2015 Qualcomm Atheros, Inc.
      3 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
      4 */
      5
      6/* This file contains the definitions for the boot loader
      7 * for the Qualcomm "Sparrow" 60 Gigabit wireless solution.
      8 */
      9#ifndef BOOT_LOADER_EXPORT_H_
     10#define BOOT_LOADER_EXPORT_H_
     11
     12struct bl_dedicated_registers_v1 {
     13	__le32	boot_loader_ready;		/* 0x880A3C driver will poll
     14						 * this Dword until BL will
     15						 * set it to 1 (initial value
     16						 * should be 0)
     17						 */
     18	__le32	boot_loader_struct_version;	/* 0x880A40 BL struct ver. */
     19	__le16	rf_type;			/* 0x880A44 connected RF ID */
     20	__le16	rf_status;			/* 0x880A46 RF status,
     21						 * 0 is OK else error
     22						 */
     23	__le32	baseband_type;			/* 0x880A48 board type ID */
     24	u8	mac_address[6];			/* 0x880A4c BL mac address */
     25	u8	bl_version_major;		/* 0x880A52 BL ver. major */
     26	u8	bl_version_minor;		/* 0x880A53 BL ver. minor */
     27	__le16	bl_version_subminor;		/* 0x880A54 BL ver. subminor */
     28	__le16	bl_version_build;		/* 0x880A56 BL ver. build */
     29	/* valid only for version 2 and above */
     30	__le32  bl_assert_code;         /* 0x880A58 BL Assert code */
     31	__le32  bl_assert_blink;        /* 0x880A5C BL Assert Branch */
     32	__le32  bl_shutdown_handshake;  /* 0x880A60 BL cleaner shutdown */
     33	__le32  bl_reserved[21];        /* 0x880A64 - 0x880AB4 */
     34	__le32  bl_magic_number;        /* 0x880AB8 BL Magic number */
     35} __packed;
     36
     37/* the following struct is the version 0 struct */
     38
     39struct bl_dedicated_registers_v0 {
     40	__le32	boot_loader_ready;		/* 0x880A3C driver will poll
     41						 * this Dword until BL will
     42						 * set it to 1 (initial value
     43						 * should be 0)
     44						 */
     45#define BL_READY (1)	/* ready indication */
     46	__le32	boot_loader_struct_version;	/* 0x880A40 BL struct ver. */
     47	__le32	rf_type;			/* 0x880A44 connected RF ID */
     48	__le32	baseband_type;			/* 0x880A48 board type ID */
     49	u8	mac_address[6];			/* 0x880A4c BL mac address */
     50} __packed;
     51
     52/* bits for bl_shutdown_handshake */
     53#define BL_SHUTDOWN_HS_GRTD		BIT(0)
     54#define BL_SHUTDOWN_HS_RTD		BIT(1)
     55#define BL_SHUTDOWN_HS_PROT_VER(x) WIL_GET_BITS(x, 28, 31)
     56
     57#endif /* BOOT_LOADER_EXPORT_H_ */