cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

core.c (1584B)

      1// SPDX-License-Identifier: ISC
      2
      3#include "mt7603.h"
      4#include "../trace.h"
      5
      6void mt7603_rx_poll_complete(struct mt76_dev *mdev, enum mt76_rxq_id q)
      7{
      8	struct mt7603_dev *dev = container_of(mdev, struct mt7603_dev, mt76);
      9
     10	mt7603_irq_enable(dev, MT_INT_RX_DONE(q));
     11}
     12
     13irqreturn_t mt7603_irq_handler(int irq, void *dev_instance)
     14{
     15	struct mt7603_dev *dev = dev_instance;
     16	u32 intr;
     17
     18	intr = mt76_rr(dev, MT_INT_SOURCE_CSR);
     19	mt76_wr(dev, MT_INT_SOURCE_CSR, intr);
     20
     21	if (!test_bit(MT76_STATE_INITIALIZED, &dev->mphy.state))
     22		return IRQ_NONE;
     23
     24	trace_dev_irq(&dev->mt76, intr, dev->mt76.mmio.irqmask);
     25
     26	intr &= dev->mt76.mmio.irqmask;
     27
     28	if (intr & MT_INT_MAC_IRQ3) {
     29		u32 hwintr = mt76_rr(dev, MT_HW_INT_STATUS(3));
     30
     31		mt76_wr(dev, MT_HW_INT_STATUS(3), hwintr);
     32		if (hwintr & MT_HW_INT3_PRE_TBTT0)
     33			tasklet_schedule(&dev->mt76.pre_tbtt_tasklet);
     34
     35		if ((hwintr & MT_HW_INT3_TBTT0) && dev->mt76.csa_complete)
     36			mt76_csa_finish(&dev->mt76);
     37	}
     38
     39	if (intr & MT_INT_TX_DONE_ALL) {
     40		mt7603_irq_disable(dev, MT_INT_TX_DONE_ALL);
     41		napi_schedule(&dev->mt76.tx_napi);
     42	}
     43
     44	if (intr & MT_INT_RX_DONE(0)) {
     45		mt7603_irq_disable(dev, MT_INT_RX_DONE(0));
     46		napi_schedule(&dev->mt76.napi[0]);
     47	}
     48
     49	if (intr & MT_INT_RX_DONE(1)) {
     50		mt7603_irq_disable(dev, MT_INT_RX_DONE(1));
     51		napi_schedule(&dev->mt76.napi[1]);
     52	}
     53
     54	return IRQ_HANDLED;
     55}
     56
     57u32 mt7603_reg_map(struct mt7603_dev *dev, u32 addr)
     58{
     59	u32 base = addr & MT_MCU_PCIE_REMAP_2_BASE;
     60	u32 offset = addr & MT_MCU_PCIE_REMAP_2_OFFSET;
     61
     62	dev->bus_ops->wr(&dev->mt76, MT_MCU_PCIE_REMAP_2, base);
     63
     64	return MT_PCIE_REMAP_BASE_2 + offset;
     65}