cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

rtw8852ce.c (2825B)

      1// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
      2/* Copyright(c) 2020-2022  Realtek Corporation
      3 */
      4
      5#include <linux/module.h>
      6#include <linux/pci.h>
      7
      8#include "pci.h"
      9#include "reg.h"
     10#include "rtw8852c.h"
     11
     12static const struct rtw89_pci_bd_idx_addr rtw8852c_bd_idx_addr_low_power = {
     13	.tx_bd_addrs = {R_AX_DRV_FW_HSK_0, R_AX_DRV_FW_HSK_1, R_AX_DRV_FW_HSK_2,
     14			R_AX_DRV_FW_HSK_3, 0, 0,
     15			0, 0, R_AX_DRV_FW_HSK_4,
     16			0, 0, 0,
     17			R_AX_DRV_FW_HSK_5},
     18	.rx_bd_addrs = {R_AX_DRV_FW_HSK_6, R_AX_DRV_FW_HSK_7},
     19};
     20
     21static const struct rtw89_pci_info rtw8852c_pci_info = {
     22	.txbd_trunc_mode	= MAC_AX_BD_TRUNC,
     23	.rxbd_trunc_mode	= MAC_AX_BD_TRUNC,
     24	.rxbd_mode		= MAC_AX_RXBD_PKT,
     25	.tag_mode		= MAC_AX_TAG_MULTI,
     26	.tx_burst		= MAC_AX_TX_BURST_V1_256B,
     27	.rx_burst		= MAC_AX_RX_BURST_V1_128B,
     28	.wd_dma_idle_intvl	= MAC_AX_WD_DMA_INTVL_256NS,
     29	.wd_dma_act_intvl	= MAC_AX_WD_DMA_INTVL_256NS,
     30	.multi_tag_num		= MAC_AX_TAG_NUM_8,
     31	.lbc_en			= MAC_AX_PCIE_ENABLE,
     32	.lbc_tmr		= MAC_AX_LBC_TMR_2MS,
     33	.autok_en		= MAC_AX_PCIE_DISABLE,
     34	.io_rcy_en		= MAC_AX_PCIE_ENABLE,
     35	.io_rcy_tmr		= MAC_AX_IO_RCY_ANA_TMR_6MS,
     36
     37	.init_cfg_reg		= R_AX_HAXI_INIT_CFG1,
     38	.txhci_en_bit		= B_AX_TXHCI_EN_V1,
     39	.rxhci_en_bit		= B_AX_RXHCI_EN_V1,
     40	.rxbd_mode_bit		= B_AX_RXBD_MODE_V1,
     41	.exp_ctrl_reg		= R_AX_HAXI_EXP_CTRL,
     42	.max_tag_num_mask	= B_AX_MAX_TAG_NUM_V1_MASK,
     43	.rxbd_rwptr_clr_reg	= R_AX_RXBD_RWPTR_CLR_V1,
     44	.txbd_rwptr_clr2_reg	= R_AX_TXBD_RWPTR_CLR2_V1,
     45	.dma_stop1_reg		= R_AX_HAXI_DMA_STOP1,
     46	.dma_stop2_reg		= R_AX_HAXI_DMA_STOP2,
     47	.dma_busy1_reg		= R_AX_HAXI_DMA_BUSY1,
     48	.dma_busy2_reg		= R_AX_HAXI_DMA_BUSY2,
     49	.dma_busy3_reg		= R_AX_HAXI_DMA_BUSY3,
     50
     51	.rpwm_addr		= R_AX_PCIE_HRPWM_V1,
     52	.cpwm_addr		= R_AX_PCIE_CRPWM,
     53	.bd_idx_addr_low_power	= &rtw8852c_bd_idx_addr_low_power,
     54	.dma_addr_set		= &rtw89_pci_ch_dma_addr_set_v1,
     55
     56	.ltr_set		= rtw89_pci_ltr_set_v1,
     57	.fill_txaddr_info	= rtw89_pci_fill_txaddr_info_v1,
     58	.config_intr_mask	= rtw89_pci_config_intr_mask_v1,
     59	.enable_intr		= rtw89_pci_enable_intr_v1,
     60	.disable_intr		= rtw89_pci_disable_intr_v1,
     61	.recognize_intrs	= rtw89_pci_recognize_intrs_v1,
     62};
     63
     64static const struct rtw89_driver_info rtw89_8852ce_info = {
     65	.chip = &rtw8852c_chip_info,
     66	.bus = {
     67		.pci = &rtw8852c_pci_info,
     68	},
     69};
     70
     71static const struct pci_device_id rtw89_8852ce_id_table[] = {
     72	{
     73		PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0xc852),
     74		.driver_data = (kernel_ulong_t)&rtw89_8852ce_info,
     75	},
     76	{},
     77};
     78MODULE_DEVICE_TABLE(pci, rtw89_8852ce_id_table);
     79
     80static struct pci_driver rtw89_8852ce_driver = {
     81	.name		= "rtw89_8852ce",
     82	.id_table	= rtw89_8852ce_id_table,
     83	.probe		= rtw89_pci_probe,
     84	.remove		= rtw89_pci_remove,
     85	.driver.pm	= &rtw89_pm_ops,
     86};
     87module_pci_driver(rtw89_8852ce_driver);
     88
     89MODULE_AUTHOR("Realtek Corporation");
     90MODULE_DESCRIPTION("Realtek 802.11ax wireless 8852CE driver");
     91MODULE_LICENSE("Dual BSD/GPL");