cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

pinctrl-sm8250-lpass-lpi.c (5341B)


      1// SPDX-License-Identifier: GPL-2.0-only
      2/*
      3 * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
      4 * Copyright (c) 2020 Linaro Ltd.
      5 */
      6
      7#include <linux/gpio/driver.h>
      8#include <linux/module.h>
      9#include <linux/platform_device.h>
     10
     11#include "pinctrl-lpass-lpi.h"
     12
     13enum lpass_lpi_functions {
     14	LPI_MUX_dmic1_clk,
     15	LPI_MUX_dmic1_data,
     16	LPI_MUX_dmic2_clk,
     17	LPI_MUX_dmic2_data,
     18	LPI_MUX_dmic3_clk,
     19	LPI_MUX_dmic3_data,
     20	LPI_MUX_i2s1_clk,
     21	LPI_MUX_i2s1_data,
     22	LPI_MUX_i2s1_ws,
     23	LPI_MUX_i2s2_clk,
     24	LPI_MUX_i2s2_data,
     25	LPI_MUX_i2s2_ws,
     26	LPI_MUX_qua_mi2s_data,
     27	LPI_MUX_qua_mi2s_sclk,
     28	LPI_MUX_qua_mi2s_ws,
     29	LPI_MUX_swr_rx_clk,
     30	LPI_MUX_swr_rx_data,
     31	LPI_MUX_swr_tx_clk,
     32	LPI_MUX_swr_tx_data,
     33	LPI_MUX_wsa_swr_clk,
     34	LPI_MUX_wsa_swr_data,
     35	LPI_MUX_gpio,
     36	LPI_MUX__,
     37};
     38
     39static int gpio0_pins[] = { 0 };
     40static int gpio1_pins[] = { 1 };
     41static int gpio2_pins[] = { 2 };
     42static int gpio3_pins[] = { 3 };
     43static int gpio4_pins[] = { 4 };
     44static int gpio5_pins[] = { 5 };
     45static int gpio6_pins[] = { 6 };
     46static int gpio7_pins[] = { 7 };
     47static int gpio8_pins[] = { 8 };
     48static int gpio9_pins[] = { 9 };
     49static int gpio10_pins[] = { 10 };
     50static int gpio11_pins[] = { 11 };
     51static int gpio12_pins[] = { 12 };
     52static int gpio13_pins[] = { 13 };
     53
     54static const struct pinctrl_pin_desc sm8250_lpi_pins[] = {
     55	PINCTRL_PIN(0, "gpio0"),
     56	PINCTRL_PIN(1, "gpio1"),
     57	PINCTRL_PIN(2, "gpio2"),
     58	PINCTRL_PIN(3, "gpio3"),
     59	PINCTRL_PIN(4, "gpio4"),
     60	PINCTRL_PIN(5, "gpio5"),
     61	PINCTRL_PIN(6, "gpio6"),
     62	PINCTRL_PIN(7, "gpio7"),
     63	PINCTRL_PIN(8, "gpio8"),
     64	PINCTRL_PIN(9, "gpio9"),
     65	PINCTRL_PIN(10, "gpio10"),
     66	PINCTRL_PIN(11, "gpio11"),
     67	PINCTRL_PIN(12, "gpio12"),
     68	PINCTRL_PIN(13, "gpio13"),
     69};
     70
     71static const char * const swr_tx_clk_groups[] = { "gpio0" };
     72static const char * const swr_tx_data_groups[] = { "gpio1", "gpio2", "gpio5" };
     73static const char * const swr_rx_clk_groups[] = { "gpio3" };
     74static const char * const swr_rx_data_groups[] = { "gpio4", "gpio5" };
     75static const char * const dmic1_clk_groups[] = { "gpio6" };
     76static const char * const dmic1_data_groups[] = { "gpio7" };
     77static const char * const dmic2_clk_groups[] = { "gpio8" };
     78static const char * const dmic2_data_groups[] = { "gpio9" };
     79static const char * const i2s2_clk_groups[] = { "gpio10" };
     80static const char * const i2s2_ws_groups[] = { "gpio11" };
     81static const char * const dmic3_clk_groups[] = { "gpio12" };
     82static const char * const dmic3_data_groups[] = { "gpio13" };
     83static const char * const qua_mi2s_sclk_groups[] = { "gpio0" };
     84static const char * const qua_mi2s_ws_groups[] = { "gpio1" };
     85static const char * const qua_mi2s_data_groups[] = { "gpio2", "gpio3", "gpio4" };
     86static const char * const i2s1_clk_groups[] = { "gpio6" };
     87static const char * const i2s1_ws_groups[] = { "gpio7" };
     88static const char * const i2s1_data_groups[] = { "gpio8", "gpio9" };
     89static const char * const wsa_swr_clk_groups[] = { "gpio10" };
     90static const char * const wsa_swr_data_groups[] = { "gpio11" };
     91static const char * const i2s2_data_groups[] = { "gpio12", "gpio12" };
     92
     93static const struct lpi_pingroup sm8250_groups[] = {
     94	LPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _),
     95	LPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _),
     96	LPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _),
     97	LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _),
     98	LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _),
     99	LPI_PINGROUP(5, 12, swr_tx_data, swr_rx_data, _, _),
    100	LPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _,  _),
    101	LPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _),
    102	LPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _),
    103	LPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, _, _),
    104	LPI_PINGROUP(10, 16, i2s2_clk, wsa_swr_clk, _, _),
    105	LPI_PINGROUP(11, 18, i2s2_ws, wsa_swr_data, _, _),
    106	LPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s2_data, _, _),
    107	LPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s2_data, _, _),
    108};
    109
    110static const struct lpi_function sm8250_functions[] = {
    111	LPI_FUNCTION(dmic1_clk),
    112	LPI_FUNCTION(dmic1_data),
    113	LPI_FUNCTION(dmic2_clk),
    114	LPI_FUNCTION(dmic2_data),
    115	LPI_FUNCTION(dmic3_clk),
    116	LPI_FUNCTION(dmic3_data),
    117	LPI_FUNCTION(i2s1_clk),
    118	LPI_FUNCTION(i2s1_data),
    119	LPI_FUNCTION(i2s1_ws),
    120	LPI_FUNCTION(i2s2_clk),
    121	LPI_FUNCTION(i2s2_data),
    122	LPI_FUNCTION(i2s2_ws),
    123	LPI_FUNCTION(qua_mi2s_data),
    124	LPI_FUNCTION(qua_mi2s_sclk),
    125	LPI_FUNCTION(qua_mi2s_ws),
    126	LPI_FUNCTION(swr_rx_clk),
    127	LPI_FUNCTION(swr_rx_data),
    128	LPI_FUNCTION(swr_tx_clk),
    129	LPI_FUNCTION(swr_tx_data),
    130	LPI_FUNCTION(wsa_swr_clk),
    131	LPI_FUNCTION(wsa_swr_data),
    132};
    133
    134static const struct lpi_pinctrl_variant_data sm8250_lpi_data = {
    135	.pins = sm8250_lpi_pins,
    136	.npins = ARRAY_SIZE(sm8250_lpi_pins),
    137	.groups = sm8250_groups,
    138	.ngroups = ARRAY_SIZE(sm8250_groups),
    139	.functions = sm8250_functions,
    140	.nfunctions = ARRAY_SIZE(sm8250_functions),
    141};
    142
    143static const struct of_device_id lpi_pinctrl_of_match[] = {
    144	{
    145	       .compatible = "qcom,sm8250-lpass-lpi-pinctrl",
    146	       .data = &sm8250_lpi_data,
    147	},
    148	{ }
    149};
    150MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);
    151
    152static struct platform_driver lpi_pinctrl_driver = {
    153	.driver = {
    154		   .name = "qcom-sm8250-lpass-lpi-pinctrl",
    155		   .of_match_table = lpi_pinctrl_of_match,
    156	},
    157	.probe = lpi_pinctrl_probe,
    158	.remove = lpi_pinctrl_remove,
    159};
    160
    161module_platform_driver(lpi_pinctrl_driver);
    162MODULE_DESCRIPTION("QTI SM8250 LPI GPIO pin control driver");
    163MODULE_LICENSE("GPL");