cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

target_core_ua.h (1743B)


      1/* SPDX-License-Identifier: GPL-2.0 */
      2#ifndef TARGET_CORE_UA_H
      3#define TARGET_CORE_UA_H
      4
      5#include <target/target_core_base.h>
      6
      7/*
      8 * From spc4r17, Table D.1: ASC and ASCQ Assignement
      9 */
     10#define ASCQ_29H_POWER_ON_RESET_OR_BUS_DEVICE_RESET_OCCURED	0x00
     11#define ASCQ_29H_POWER_ON_OCCURRED				0x01
     12#define ASCQ_29H_SCSI_BUS_RESET_OCCURED				0x02
     13#define ASCQ_29H_BUS_DEVICE_RESET_FUNCTION_OCCURRED		0x03
     14#define ASCQ_29H_DEVICE_INTERNAL_RESET				0x04
     15#define ASCQ_29H_TRANSCEIVER_MODE_CHANGED_TO_SINGLE_ENDED	0x05
     16#define ASCQ_29H_TRANSCEIVER_MODE_CHANGED_TO_LVD		0x06
     17#define ASCQ_29H_NEXUS_LOSS_OCCURRED				0x07
     18
     19#define ASCQ_2AH_PARAMETERS_CHANGED				0x00
     20#define ASCQ_2AH_MODE_PARAMETERS_CHANGED			0x01
     21#define ASCQ_2AH_LOG_PARAMETERS_CHANGED				0x02
     22#define ASCQ_2AH_RESERVATIONS_PREEMPTED				0x03
     23#define ASCQ_2AH_RESERVATIONS_RELEASED				0x04
     24#define ASCQ_2AH_REGISTRATIONS_PREEMPTED			0x05
     25#define ASCQ_2AH_ASYMMETRIC_ACCESS_STATE_CHANGED		0x06
     26#define ASCQ_2AH_IMPLICIT_ASYMMETRIC_ACCESS_STATE_TRANSITION_FAILED 0x07
     27#define ASCQ_2AH_PRIORITY_CHANGED				0x08
     28
     29#define ASCQ_2CH_PREVIOUS_RESERVATION_CONFLICT_STATUS		0x09
     30
     31#define ASCQ_3FH_INQUIRY_DATA_HAS_CHANGED			0x03
     32#define ASCQ_3FH_REPORTED_LUNS_DATA_HAS_CHANGED			0x0E
     33
     34extern struct kmem_cache *se_ua_cache;
     35
     36extern sense_reason_t target_scsi3_ua_check(struct se_cmd *);
     37extern int core_scsi3_ua_allocate(struct se_dev_entry *, u8, u8);
     38extern void target_ua_allocate_lun(struct se_node_acl *, u32, u8, u8);
     39extern void core_scsi3_ua_release_all(struct se_dev_entry *);
     40extern bool core_scsi3_ua_for_check_condition(struct se_cmd *, u8 *, u8 *,
     41					      u8 *);
     42extern int core_scsi3_ua_clear_for_request_sense(struct se_cmd *,
     43						u8 *, u8 *);
     44
     45#endif /* TARGET_CORE_UA_H */