cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

imx6sx-clock.h (9119B)


      1/* SPDX-License-Identifier: GPL-2.0-only */
      2/*
      3 * Copyright (C) 2014 Freescale Semiconductor, Inc.
      4 */
      5
      6#ifndef __DT_BINDINGS_CLOCK_IMX6SX_H
      7#define __DT_BINDINGS_CLOCK_IMX6SX_H
      8
      9#define IMX6SX_CLK_DUMMY		0
     10#define IMX6SX_CLK_CKIL			1
     11#define IMX6SX_CLK_CKIH			2
     12#define IMX6SX_CLK_OSC			3
     13#define IMX6SX_CLK_PLL1_SYS		4
     14#define IMX6SX_CLK_PLL2_BUS		5
     15#define IMX6SX_CLK_PLL3_USB_OTG		6
     16#define IMX6SX_CLK_PLL4_AUDIO		7
     17#define IMX6SX_CLK_PLL5_VIDEO		8
     18#define IMX6SX_CLK_PLL6_ENET		9
     19#define IMX6SX_CLK_PLL7_USB_HOST	10
     20#define IMX6SX_CLK_USBPHY1		11
     21#define IMX6SX_CLK_USBPHY2		12
     22#define IMX6SX_CLK_USBPHY1_GATE		13
     23#define IMX6SX_CLK_USBPHY2_GATE		14
     24#define IMX6SX_CLK_PCIE_REF		15
     25#define IMX6SX_CLK_PCIE_REF_125M	16
     26#define IMX6SX_CLK_ENET_REF		17
     27#define IMX6SX_CLK_PLL2_PFD0		18
     28#define IMX6SX_CLK_PLL2_PFD1		19
     29#define IMX6SX_CLK_PLL2_PFD2		20
     30#define IMX6SX_CLK_PLL2_PFD3		21
     31#define IMX6SX_CLK_PLL3_PFD0		22
     32#define IMX6SX_CLK_PLL3_PFD1		23
     33#define IMX6SX_CLK_PLL3_PFD2		24
     34#define IMX6SX_CLK_PLL3_PFD3		25
     35#define IMX6SX_CLK_PLL2_198M		26
     36#define IMX6SX_CLK_PLL3_120M		27
     37#define IMX6SX_CLK_PLL3_80M		28
     38#define IMX6SX_CLK_PLL3_60M		29
     39#define IMX6SX_CLK_TWD			30
     40#define IMX6SX_CLK_PLL4_POST_DIV	31
     41#define IMX6SX_CLK_PLL4_AUDIO_DIV	32
     42#define IMX6SX_CLK_PLL5_POST_DIV	33
     43#define IMX6SX_CLK_PLL5_VIDEO_DIV	34
     44#define IMX6SX_CLK_STEP			35
     45#define IMX6SX_CLK_PLL1_SW		36
     46#define IMX6SX_CLK_OCRAM_SEL		37
     47#define IMX6SX_CLK_PERIPH_PRE		38
     48#define IMX6SX_CLK_PERIPH2_PRE		39
     49#define IMX6SX_CLK_PERIPH_CLK2_SEL	40
     50#define IMX6SX_CLK_PERIPH2_CLK2_SEL	41
     51#define IMX6SX_CLK_PCIE_AXI_SEL		42
     52#define IMX6SX_CLK_GPU_AXI_SEL		43
     53#define IMX6SX_CLK_GPU_CORE_SEL		44
     54#define IMX6SX_CLK_EIM_SLOW_SEL		45
     55#define IMX6SX_CLK_USDHC1_SEL		46
     56#define IMX6SX_CLK_USDHC2_SEL		47
     57#define IMX6SX_CLK_USDHC3_SEL		48
     58#define IMX6SX_CLK_USDHC4_SEL		49
     59#define IMX6SX_CLK_SSI1_SEL		50
     60#define IMX6SX_CLK_SSI2_SEL		51
     61#define IMX6SX_CLK_SSI3_SEL		52
     62#define IMX6SX_CLK_QSPI1_SEL		53
     63#define IMX6SX_CLK_PERCLK_SEL		54
     64#define IMX6SX_CLK_VID_SEL		55
     65#define IMX6SX_CLK_ESAI_SEL		56
     66#define IMX6SX_CLK_LDB_DI0_DIV_SEL	57
     67#define IMX6SX_CLK_LDB_DI1_DIV_SEL	58
     68#define IMX6SX_CLK_CAN_SEL		59
     69#define IMX6SX_CLK_UART_SEL		60
     70#define IMX6SX_CLK_QSPI2_SEL		61
     71#define IMX6SX_CLK_LDB_DI1_SEL		62
     72#define IMX6SX_CLK_LDB_DI0_SEL		63
     73#define IMX6SX_CLK_SPDIF_SEL		64
     74#define IMX6SX_CLK_AUDIO_SEL		65
     75#define IMX6SX_CLK_ENET_PRE_SEL		66
     76#define IMX6SX_CLK_ENET_SEL		67
     77#define IMX6SX_CLK_M4_PRE_SEL		68
     78#define IMX6SX_CLK_M4_SEL		69
     79#define IMX6SX_CLK_ECSPI_SEL		70
     80#define IMX6SX_CLK_LCDIF1_PRE_SEL	71
     81#define IMX6SX_CLK_LCDIF2_PRE_SEL	72
     82#define IMX6SX_CLK_LCDIF1_SEL		73
     83#define IMX6SX_CLK_LCDIF2_SEL		74
     84#define IMX6SX_CLK_DISPLAY_SEL		75
     85#define IMX6SX_CLK_CSI_SEL		76
     86#define IMX6SX_CLK_CKO1_SEL		77
     87#define IMX6SX_CLK_CKO2_SEL		78
     88#define IMX6SX_CLK_CKO			79
     89#define IMX6SX_CLK_PERIPH_CLK2		80
     90#define IMX6SX_CLK_PERIPH2_CLK2		81
     91#define IMX6SX_CLK_IPG			82
     92#define IMX6SX_CLK_GPU_CORE_PODF	83
     93#define IMX6SX_CLK_GPU_AXI_PODF		84
     94#define IMX6SX_CLK_LCDIF1_PODF		85
     95#define IMX6SX_CLK_QSPI1_PODF		86
     96#define IMX6SX_CLK_EIM_SLOW_PODF	87
     97#define IMX6SX_CLK_LCDIF2_PODF		88
     98#define IMX6SX_CLK_PERCLK		89
     99#define IMX6SX_CLK_VID_PODF		90
    100#define IMX6SX_CLK_CAN_PODF		91
    101#define IMX6SX_CLK_USDHC1_PODF		92
    102#define IMX6SX_CLK_USDHC2_PODF		93
    103#define IMX6SX_CLK_USDHC3_PODF		94
    104#define IMX6SX_CLK_USDHC4_PODF		95
    105#define IMX6SX_CLK_UART_PODF		96
    106#define IMX6SX_CLK_ESAI_PRED		97
    107#define IMX6SX_CLK_ESAI_PODF		98
    108#define IMX6SX_CLK_SSI3_PRED		99
    109#define IMX6SX_CLK_SSI3_PODF		100
    110#define IMX6SX_CLK_SSI1_PRED		101
    111#define IMX6SX_CLK_SSI1_PODF		102
    112#define IMX6SX_CLK_QSPI2_PRED		103
    113#define IMX6SX_CLK_QSPI2_PODF		104
    114#define IMX6SX_CLK_SSI2_PRED		105
    115#define IMX6SX_CLK_SSI2_PODF		106
    116#define IMX6SX_CLK_SPDIF_PRED		107
    117#define IMX6SX_CLK_SPDIF_PODF		108
    118#define IMX6SX_CLK_AUDIO_PRED		109
    119#define IMX6SX_CLK_AUDIO_PODF		110
    120#define IMX6SX_CLK_ENET_PODF		111
    121#define IMX6SX_CLK_M4_PODF		112
    122#define IMX6SX_CLK_ECSPI_PODF		113
    123#define IMX6SX_CLK_LCDIF1_PRED		114
    124#define IMX6SX_CLK_LCDIF2_PRED		115
    125#define IMX6SX_CLK_DISPLAY_PODF		116
    126#define IMX6SX_CLK_CSI_PODF		117
    127#define IMX6SX_CLK_LDB_DI0_DIV_3_5	118
    128#define IMX6SX_CLK_LDB_DI0_DIV_7	119
    129#define IMX6SX_CLK_LDB_DI1_DIV_3_5	120
    130#define IMX6SX_CLK_LDB_DI1_DIV_7	121
    131#define IMX6SX_CLK_CKO1_PODF		122
    132#define IMX6SX_CLK_CKO2_PODF		123
    133#define IMX6SX_CLK_PERIPH		124
    134#define IMX6SX_CLK_PERIPH2		125
    135#define IMX6SX_CLK_OCRAM		126
    136#define IMX6SX_CLK_AHB			127
    137#define IMX6SX_CLK_MMDC_PODF		128
    138#define IMX6SX_CLK_ARM			129
    139#define IMX6SX_CLK_AIPS_TZ1		130
    140#define IMX6SX_CLK_AIPS_TZ2		131
    141#define IMX6SX_CLK_APBH_DMA		132
    142#define IMX6SX_CLK_ASRC_GATE		133
    143#define IMX6SX_CLK_CAAM_MEM		134
    144#define IMX6SX_CLK_CAAM_ACLK		135
    145#define IMX6SX_CLK_CAAM_IPG		136
    146#define IMX6SX_CLK_CAN1_IPG		137
    147#define IMX6SX_CLK_CAN1_SERIAL		138
    148#define IMX6SX_CLK_CAN2_IPG		139
    149#define IMX6SX_CLK_CAN2_SERIAL		140
    150#define IMX6SX_CLK_CPU_DEBUG		141
    151#define IMX6SX_CLK_DCIC1		142
    152#define IMX6SX_CLK_DCIC2		143
    153#define IMX6SX_CLK_AIPS_TZ3		144
    154#define IMX6SX_CLK_ECSPI1		145
    155#define IMX6SX_CLK_ECSPI2		146
    156#define IMX6SX_CLK_ECSPI3		147
    157#define IMX6SX_CLK_ECSPI4		148
    158#define IMX6SX_CLK_ECSPI5		149
    159#define IMX6SX_CLK_EPIT1		150
    160#define IMX6SX_CLK_EPIT2		151
    161#define IMX6SX_CLK_ESAI_EXTAL		152
    162#define IMX6SX_CLK_WAKEUP		153
    163#define IMX6SX_CLK_GPT_BUS		154
    164#define IMX6SX_CLK_GPT_SERIAL		155
    165#define IMX6SX_CLK_GPU			156
    166#define IMX6SX_CLK_OCRAM_S		157
    167#define IMX6SX_CLK_CANFD		158
    168#define IMX6SX_CLK_CSI			159
    169#define IMX6SX_CLK_I2C1			160
    170#define IMX6SX_CLK_I2C2			161
    171#define IMX6SX_CLK_I2C3			162
    172#define IMX6SX_CLK_OCOTP		163
    173#define IMX6SX_CLK_IOMUXC		164
    174#define IMX6SX_CLK_IPMUX1		165
    175#define IMX6SX_CLK_IPMUX2		166
    176#define IMX6SX_CLK_IPMUX3		167
    177#define IMX6SX_CLK_TZASC1		168
    178#define IMX6SX_CLK_LCDIF_APB		169
    179#define IMX6SX_CLK_PXP_AXI		170
    180#define IMX6SX_CLK_M4			171
    181#define IMX6SX_CLK_ENET			172
    182#define IMX6SX_CLK_DISPLAY_AXI		173
    183#define IMX6SX_CLK_LCDIF2_PIX		174
    184#define IMX6SX_CLK_LCDIF1_PIX		175
    185#define IMX6SX_CLK_LDB_DI0		176
    186#define IMX6SX_CLK_QSPI1		177
    187#define IMX6SX_CLK_MLB			178
    188#define IMX6SX_CLK_MMDC_P0_FAST		179
    189#define IMX6SX_CLK_MMDC_P0_IPG		180
    190#define IMX6SX_CLK_AXI			181
    191#define IMX6SX_CLK_PCIE_AXI		182
    192#define IMX6SX_CLK_QSPI2		183
    193#define IMX6SX_CLK_PER1_BCH		184
    194#define IMX6SX_CLK_PER2_MAIN		185
    195#define IMX6SX_CLK_PWM1			186
    196#define IMX6SX_CLK_PWM2			187
    197#define IMX6SX_CLK_PWM3			188
    198#define IMX6SX_CLK_PWM4			189
    199#define IMX6SX_CLK_GPMI_BCH_APB		190
    200#define IMX6SX_CLK_GPMI_BCH		191
    201#define IMX6SX_CLK_GPMI_IO		192
    202#define IMX6SX_CLK_GPMI_APB		193
    203#define IMX6SX_CLK_ROM			194
    204#define IMX6SX_CLK_SDMA			195
    205#define IMX6SX_CLK_SPBA			196
    206#define IMX6SX_CLK_SPDIF		197
    207#define IMX6SX_CLK_SSI1_IPG		198
    208#define IMX6SX_CLK_SSI2_IPG		199
    209#define IMX6SX_CLK_SSI3_IPG		200
    210#define IMX6SX_CLK_SSI1			201
    211#define IMX6SX_CLK_SSI2			202
    212#define IMX6SX_CLK_SSI3			203
    213#define IMX6SX_CLK_UART_IPG		204
    214#define IMX6SX_CLK_UART_SERIAL		205
    215#define IMX6SX_CLK_SAI1			206
    216#define IMX6SX_CLK_SAI2			207
    217#define IMX6SX_CLK_USBOH3		208
    218#define IMX6SX_CLK_USDHC1		209
    219#define IMX6SX_CLK_USDHC2		210
    220#define IMX6SX_CLK_USDHC3		211
    221#define IMX6SX_CLK_USDHC4		212
    222#define IMX6SX_CLK_EIM_SLOW		213
    223#define IMX6SX_CLK_PWM8			214
    224#define IMX6SX_CLK_VADC			215
    225#define IMX6SX_CLK_GIS			216
    226#define IMX6SX_CLK_I2C4			217
    227#define IMX6SX_CLK_PWM5			218
    228#define IMX6SX_CLK_PWM6			219
    229#define IMX6SX_CLK_PWM7			220
    230#define IMX6SX_CLK_CKO1			221
    231#define IMX6SX_CLK_CKO2			222
    232#define IMX6SX_CLK_IPP_DI0		223
    233#define IMX6SX_CLK_IPP_DI1		224
    234#define IMX6SX_CLK_ENET_AHB		225
    235#define IMX6SX_CLK_OCRAM_PODF		226
    236#define IMX6SX_CLK_GPT_3M		227
    237#define IMX6SX_CLK_ENET_PTP		228
    238#define IMX6SX_CLK_ENET_PTP_REF		229
    239#define IMX6SX_CLK_ENET2_REF		230
    240#define IMX6SX_CLK_ENET2_REF_125M	231
    241#define IMX6SX_CLK_AUDIO		232
    242#define IMX6SX_CLK_LVDS1_SEL		233
    243#define IMX6SX_CLK_LVDS1_OUT		234
    244#define IMX6SX_CLK_ASRC_IPG		235
    245#define IMX6SX_CLK_ASRC_MEM		236
    246#define IMX6SX_CLK_SAI1_IPG		237
    247#define IMX6SX_CLK_SAI2_IPG		238
    248#define IMX6SX_CLK_ESAI_IPG		239
    249#define IMX6SX_CLK_ESAI_MEM		240
    250#define IMX6SX_CLK_LVDS1_IN		241
    251#define IMX6SX_CLK_ANACLK1		242
    252#define IMX6SX_PLL1_BYPASS_SRC		243
    253#define IMX6SX_PLL2_BYPASS_SRC		244
    254#define IMX6SX_PLL3_BYPASS_SRC		245
    255#define IMX6SX_PLL4_BYPASS_SRC		246
    256#define IMX6SX_PLL5_BYPASS_SRC		247
    257#define IMX6SX_PLL6_BYPASS_SRC		248
    258#define IMX6SX_PLL7_BYPASS_SRC		249
    259#define IMX6SX_CLK_PLL1			250
    260#define IMX6SX_CLK_PLL2			251
    261#define IMX6SX_CLK_PLL3			252
    262#define IMX6SX_CLK_PLL4			253
    263#define IMX6SX_CLK_PLL5			254
    264#define IMX6SX_CLK_PLL6			255
    265#define IMX6SX_CLK_PLL7			256
    266#define IMX6SX_PLL1_BYPASS		257
    267#define IMX6SX_PLL2_BYPASS		258
    268#define IMX6SX_PLL3_BYPASS		259
    269#define IMX6SX_PLL4_BYPASS		260
    270#define IMX6SX_PLL5_BYPASS		261
    271#define IMX6SX_PLL6_BYPASS		262
    272#define IMX6SX_PLL7_BYPASS		263
    273#define IMX6SX_CLK_SPDIF_GCLK		264
    274#define IMX6SX_CLK_LVDS2_SEL		265
    275#define IMX6SX_CLK_LVDS2_OUT		266
    276#define IMX6SX_CLK_LVDS2_IN		267
    277#define IMX6SX_CLK_ANACLK2		268
    278#define IMX6SX_CLK_MMDC_P1_IPG		269
    279#define IMX6SX_CLK_CLK_END		270
    280
    281#endif /* __DT_BINDINGS_CLOCK_IMX6SX_H */