cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

brcm,pinctrl-stingray.h (2718B)

      1/*
      2 *  BSD LICENSE
      3 *
      4 *  Copyright(c) 2017 Broadcom Corporation.  All rights reserved.
      5 *
      6 *  Redistribution and use in source and binary forms, with or without
      7 *  modification, are permitted provided that the following conditions
      8 *  are met:
      9 *
     10 *    * Redistributions of source code must retain the above copyright
     11 *      notice, this list of conditions and the following disclaimer.
     12 *    * Redistributions in binary form must reproduce the above copyright
     13 *      notice, this list of conditions and the following disclaimer in
     14 *      the documentation and/or other materials provided with the
     15 *      distribution.
     16 *    * Neither the name of Broadcom Corporation nor the names of its
     17 *      contributors may be used to endorse or promote products derived
     18 *      from this software without specific prior written permission.
     19 *
     20 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
     21 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
     22 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
     23 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
     24 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
     25 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
     26 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     27 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     28 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     29 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     31 */
     32
     33#ifndef __DT_BINDINGS_PINCTRL_BRCM_STINGRAY_H__
     34#define __DT_BINDINGS_PINCTRL_BRCM_STINGRAY_H__
     35
     36/* Alternate functions available in MUX controller */
     37#define MODE_NITRO				0
     38#define MODE_NAND				1
     39#define MODE_PNOR				2
     40#define MODE_GPIO				3
     41
     42/* Pad configuration attribute */
     43#define PAD_SLEW_RATE_ENA			(1 << 0)
     44#define PAD_SLEW_RATE_ENA_MASK			(1 << 0)
     45
     46#define PAD_DRIVE_STRENGTH_2_MA			(0 << 1)
     47#define PAD_DRIVE_STRENGTH_4_MA			(1 << 1)
     48#define PAD_DRIVE_STRENGTH_6_MA			(2 << 1)
     49#define PAD_DRIVE_STRENGTH_8_MA			(3 << 1)
     50#define PAD_DRIVE_STRENGTH_10_MA		(4 << 1)
     51#define PAD_DRIVE_STRENGTH_12_MA		(5 << 1)
     52#define PAD_DRIVE_STRENGTH_14_MA		(6 << 1)
     53#define PAD_DRIVE_STRENGTH_16_MA		(7 << 1)
     54#define PAD_DRIVE_STRENGTH_MASK			(7 << 1)
     55
     56#define PAD_PULL_UP_ENA				(1 << 4)
     57#define PAD_PULL_UP_ENA_MASK			(1 << 4)
     58
     59#define PAD_PULL_DOWN_ENA			(1 << 5)
     60#define PAD_PULL_DOWN_ENA_MASK			(1 << 5)
     61
     62#define PAD_INPUT_PATH_DIS			(1 << 6)
     63#define PAD_INPUT_PATH_DIS_MASK			(1 << 6)
     64
     65#define PAD_HYSTERESIS_ENA			(1 << 7)
     66#define PAD_HYSTERESIS_ENA_MASK			(1 << 7)
     67
     68#endif