cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

qcom,mmcc-msm8974.h (1505B)


      1/* SPDX-License-Identifier: GPL-2.0-only */
      2/*
      3 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
      4 */
      5
      6#ifndef _DT_BINDINGS_RESET_MSM_MMCC_8974_H
      7#define _DT_BINDINGS_RESET_MSM_MMCC_8974_H
      8
      9#define SPDM_RESET			0
     10#define SPDM_RM_RESET			1
     11#define VENUS0_RESET			2
     12#define MDSS_RESET			3
     13#define CAMSS_PHY0_RESET		4
     14#define CAMSS_PHY1_RESET		5
     15#define CAMSS_PHY2_RESET		6
     16#define CAMSS_CSI0_RESET		7
     17#define CAMSS_CSI0PHY_RESET		8
     18#define CAMSS_CSI0RDI_RESET		9
     19#define CAMSS_CSI0PIX_RESET		10
     20#define CAMSS_CSI1_RESET		11
     21#define CAMSS_CSI1PHY_RESET		12
     22#define CAMSS_CSI1RDI_RESET		13
     23#define CAMSS_CSI1PIX_RESET		14
     24#define CAMSS_CSI2_RESET		15
     25#define CAMSS_CSI2PHY_RESET		16
     26#define CAMSS_CSI2RDI_RESET		17
     27#define CAMSS_CSI2PIX_RESET		18
     28#define CAMSS_CSI3_RESET		19
     29#define CAMSS_CSI3PHY_RESET		20
     30#define CAMSS_CSI3RDI_RESET		21
     31#define CAMSS_CSI3PIX_RESET		22
     32#define CAMSS_ISPIF_RESET		23
     33#define CAMSS_CCI_RESET			24
     34#define CAMSS_MCLK0_RESET		25
     35#define CAMSS_MCLK1_RESET		26
     36#define CAMSS_MCLK2_RESET		27
     37#define CAMSS_MCLK3_RESET		28
     38#define CAMSS_GP0_RESET			29
     39#define CAMSS_GP1_RESET			30
     40#define CAMSS_TOP_RESET			31
     41#define CAMSS_MICRO_RESET		32
     42#define CAMSS_JPEG_RESET		33
     43#define CAMSS_VFE_RESET			34
     44#define CAMSS_CSI_VFE0_RESET		35
     45#define CAMSS_CSI_VFE1_RESET		36
     46#define OXILI_RESET			37
     47#define OXILICX_RESET			38
     48#define OCMEMCX_RESET			39
     49#define MMSS_RBCRP_RESET		40
     50#define MMSSNOCAHB_RESET		41
     51#define MMSSNOCAXI_RESET		42
     52#define OCMEMNOC_RESET			43
     53
     54#endif