cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

suniv-ccu-f1c100s.h (912B)


      1/* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
      2 *
      3 * Copyright (C) 2018 Icenowy Zheng <icenowy@aosc.xyz>
      4 *
      5 */
      6
      7#ifndef _DT_BINDINGS_RST_SUNIV_F1C100S_H_
      8#define _DT_BINDINGS_RST_SUNIV_F1C100S_H_
      9
     10#define RST_USB_PHY0		0
     11#define RST_BUS_DMA		1
     12#define RST_BUS_MMC0		2
     13#define RST_BUS_MMC1		3
     14#define RST_BUS_DRAM		4
     15#define RST_BUS_SPI0		5
     16#define RST_BUS_SPI1		6
     17#define RST_BUS_OTG		7
     18#define RST_BUS_VE		8
     19#define RST_BUS_LCD		9
     20#define RST_BUS_DEINTERLACE	10
     21#define RST_BUS_CSI		11
     22#define RST_BUS_TVD		12
     23#define RST_BUS_TVE		13
     24#define RST_BUS_DE_BE		14
     25#define RST_BUS_DE_FE		15
     26#define RST_BUS_CODEC		16
     27#define RST_BUS_SPDIF		17
     28#define RST_BUS_IR		18
     29#define RST_BUS_RSB		19
     30#define RST_BUS_I2S0		20
     31#define RST_BUS_I2C0		21
     32#define RST_BUS_I2C1		22
     33#define RST_BUS_I2C2		23
     34#define RST_BUS_UART0		24
     35#define RST_BUS_UART1		25
     36#define RST_BUS_UART2		26
     37
     38#endif /* _DT_BINDINGS_RST_SUNIV_F1C100S_H_ */