cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

tlv320adc3xxx.h (1203B)


      1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
      2/*
      3 * Devicetree bindings definitions for tlv320adc3xxx driver.
      4 *
      5 * Copyright (C) 2021 Axis Communications AB
      6 */
      7#ifndef __DT_TLV320ADC3XXX_H
      8#define __DT_TLV320ADC3XXX_H
      9
     10#define ADC3XXX_GPIO_DISABLED		0 /* I/O buffers powered down */
     11#define ADC3XXX_GPIO_INPUT		1 /* Various non-GPIO inputs */
     12#define ADC3XXX_GPIO_GPI		2 /* General purpose input */
     13#define ADC3XXX_GPIO_GPO		3 /* General purpose output */
     14#define ADC3XXX_GPIO_CLKOUT		4 /* Source set in reg. CLKOUT_MUX */
     15#define ADC3XXX_GPIO_INT1		5 /* INT1 output */
     16#define ADC3XXX_GPIO_INT2		6 /* INT2 output */
     17/* value 7 is reserved */
     18#define ADC3XXX_GPIO_SECONDARY_BCLK	8 /* Codec interface secondary BCLK */
     19#define ADC3XXX_GPIO_SECONDARY_WCLK	9 /* Codec interface secondary WCLK */
     20#define ADC3XXX_GPIO_ADC_MOD_CLK	10 /* Clock output for digital mics */
     21/* values 11-15 reserved */
     22
     23#define ADC3XXX_MICBIAS_OFF		0 /* Micbias pin powered off */
     24#define ADC3XXX_MICBIAS_2_0V		1 /* Micbias pin set to 2.0V */
     25#define ADC3XXX_MICBIAS_2_5V		2 /* Micbias pin set to 2.5V */
     26#define ADC3XXX_MICBIAS_AVDD		3 /* Use AVDD voltage for micbias pin */
     27
     28#endif /* __DT_TLV320ADC3XXX_H */