cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

nsc_gpio.h (1459B)


      1/* SPDX-License-Identifier: GPL-2.0 */
      2/**
      3   nsc_gpio.c
      4
      5   National Semiconductor GPIO common access methods.
      6
      7   struct nsc_gpio_ops abstracts the low-level access
      8   operations for the GPIO units on 2 NSC chip families; the GEODE
      9   integrated CPU, and the PC-8736[03456] integrated PC-peripheral
     10   chips.
     11
     12   The GPIO units on these chips have the same pin architecture, but
     13   the access methods differ.  Thus, scx200_gpio and pc8736x_gpio
     14   implement their own versions of these routines; and use the common
     15   file-operations routines implemented in nsc_gpio module.
     16
     17   Copyright (c) 2005 Jim Cromie <jim.cromie@gmail.com>
     18
     19   NB: this work was tested on the Geode SC-1100 and PC-87366 chips.
     20   NSC sold the GEODE line to AMD, and the PC-8736x line to Winbond.
     21*/
     22
     23struct nsc_gpio_ops {
     24	struct module*	owner;
     25	u32	(*gpio_config)	(unsigned iminor, u32 mask, u32 bits);
     26	void	(*gpio_dump)	(struct nsc_gpio_ops *amp, unsigned iminor);
     27	int	(*gpio_get)	(unsigned iminor);
     28	void	(*gpio_set)	(unsigned iminor, int state);
     29	void	(*gpio_change)	(unsigned iminor);
     30	int	(*gpio_current)	(unsigned iminor);
     31	struct device*	dev;	/* for dev_dbg() support, set in init  */
     32};
     33
     34extern ssize_t nsc_gpio_write(struct file *file, const char __user *data,
     35			      size_t len, loff_t *ppos);
     36
     37extern ssize_t nsc_gpio_read(struct file *file, char __user *buf,
     38			     size_t len, loff_t *ppos);
     39
     40extern void nsc_gpio_dump(struct nsc_gpio_ops *amp, unsigned index);
     41