cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

nl_policy.c (3296B)


      1// SPDX-License-Identifier: GPL-2.0-only
      2/*
      3 * nl802154.h
      4 *
      5 * Copyright (C) 2007, 2008 Siemens AG
      6 */
      7
      8#include <linux/kernel.h>
      9#include <net/netlink.h>
     10#include <linux/nl802154.h>
     11
     12#define NLA_HW_ADDR NLA_U64
     13
     14const struct nla_policy ieee802154_policy[IEEE802154_ATTR_MAX + 1] = {
     15	[IEEE802154_ATTR_DEV_NAME] = { .type = NLA_STRING, },
     16	[IEEE802154_ATTR_DEV_INDEX] = { .type = NLA_U32, },
     17	[IEEE802154_ATTR_PHY_NAME] = { .type = NLA_STRING, },
     18
     19	[IEEE802154_ATTR_STATUS] = { .type = NLA_U8, },
     20	[IEEE802154_ATTR_SHORT_ADDR] = { .type = NLA_U16, },
     21	[IEEE802154_ATTR_HW_ADDR] = { .type = NLA_HW_ADDR, },
     22	[IEEE802154_ATTR_PAN_ID] = { .type = NLA_U16, },
     23	[IEEE802154_ATTR_CHANNEL] = { .type = NLA_U8, },
     24	[IEEE802154_ATTR_BCN_ORD] = { .type = NLA_U8, },
     25	[IEEE802154_ATTR_SF_ORD] = { .type = NLA_U8, },
     26	[IEEE802154_ATTR_PAN_COORD] = { .type = NLA_U8, },
     27	[IEEE802154_ATTR_BAT_EXT] = { .type = NLA_U8, },
     28	[IEEE802154_ATTR_COORD_REALIGN] = { .type = NLA_U8, },
     29	[IEEE802154_ATTR_PAGE] = { .type = NLA_U8, },
     30	[IEEE802154_ATTR_DEV_TYPE] = { .type = NLA_U8, },
     31	[IEEE802154_ATTR_COORD_SHORT_ADDR] = { .type = NLA_U16, },
     32	[IEEE802154_ATTR_COORD_HW_ADDR] = { .type = NLA_HW_ADDR, },
     33	[IEEE802154_ATTR_COORD_PAN_ID] = { .type = NLA_U16, },
     34	[IEEE802154_ATTR_SRC_SHORT_ADDR] = { .type = NLA_U16, },
     35	[IEEE802154_ATTR_SRC_HW_ADDR] = { .type = NLA_HW_ADDR, },
     36	[IEEE802154_ATTR_SRC_PAN_ID] = { .type = NLA_U16, },
     37	[IEEE802154_ATTR_DEST_SHORT_ADDR] = { .type = NLA_U16, },
     38	[IEEE802154_ATTR_DEST_HW_ADDR] = { .type = NLA_HW_ADDR, },
     39	[IEEE802154_ATTR_DEST_PAN_ID] = { .type = NLA_U16, },
     40
     41	[IEEE802154_ATTR_CAPABILITY] = { .type = NLA_U8, },
     42	[IEEE802154_ATTR_REASON] = { .type = NLA_U8, },
     43	[IEEE802154_ATTR_SCAN_TYPE] = { .type = NLA_U8, },
     44	[IEEE802154_ATTR_CHANNELS] = { .type = NLA_U32, },
     45	[IEEE802154_ATTR_DURATION] = { .type = NLA_U8, },
     46	[IEEE802154_ATTR_ED_LIST] = { .len = 27 },
     47	[IEEE802154_ATTR_CHANNEL_PAGE_LIST] = { .len = 32 * 4, },
     48
     49	[IEEE802154_ATTR_TXPOWER] = { .type = NLA_S8, },
     50	[IEEE802154_ATTR_LBT_ENABLED] = { .type = NLA_U8, },
     51	[IEEE802154_ATTR_CCA_MODE] = { .type = NLA_U8, },
     52	[IEEE802154_ATTR_CCA_ED_LEVEL] = { .type = NLA_S32, },
     53	[IEEE802154_ATTR_CSMA_RETRIES] = { .type = NLA_U8, },
     54	[IEEE802154_ATTR_CSMA_MIN_BE] = { .type = NLA_U8, },
     55	[IEEE802154_ATTR_CSMA_MAX_BE] = { .type = NLA_U8, },
     56
     57	[IEEE802154_ATTR_FRAME_RETRIES] = { .type = NLA_S8, },
     58
     59	[IEEE802154_ATTR_LLSEC_ENABLED] = { .type = NLA_U8, },
     60	[IEEE802154_ATTR_LLSEC_SECLEVEL] = { .type = NLA_U8, },
     61	[IEEE802154_ATTR_LLSEC_KEY_MODE] = { .type = NLA_U8, },
     62	[IEEE802154_ATTR_LLSEC_KEY_SOURCE_SHORT] = { .type = NLA_U32, },
     63	[IEEE802154_ATTR_LLSEC_KEY_SOURCE_EXTENDED] = { .type = NLA_HW_ADDR, },
     64	[IEEE802154_ATTR_LLSEC_KEY_ID] = { .type = NLA_U8, },
     65	[IEEE802154_ATTR_LLSEC_FRAME_COUNTER] = { .type = NLA_U32 },
     66	[IEEE802154_ATTR_LLSEC_KEY_BYTES] = { .len = 16, },
     67	[IEEE802154_ATTR_LLSEC_KEY_USAGE_FRAME_TYPES] = { .type = NLA_U8, },
     68	[IEEE802154_ATTR_LLSEC_KEY_USAGE_COMMANDS] = { .len = 258 / 8 },
     69	[IEEE802154_ATTR_LLSEC_FRAME_TYPE] = { .type = NLA_U8, },
     70	[IEEE802154_ATTR_LLSEC_CMD_FRAME_ID] = { .type = NLA_U8, },
     71	[IEEE802154_ATTR_LLSEC_SECLEVELS] = { .type = NLA_U8, },
     72	[IEEE802154_ATTR_LLSEC_DEV_OVERRIDE] = { .type = NLA_U8, },
     73	[IEEE802154_ATTR_LLSEC_DEV_KEY_MODE] = { .type = NLA_U8, },
     74};