cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

mt8195-loader.c (1610B)

      1// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
      2//
      3// Copyright (c) 2021 Mediatek Corporation. All rights reserved.
      4//
      5// Author: YC Hung <yc.hung@mediatek.com>
      6//
      7// Hardware interface for mt8195 DSP code loader
      8
      9#include <sound/sof.h>
     10#include "mt8195.h"
     11#include "../../ops.h"
     12
     13void sof_hifixdsp_boot_sequence(struct snd_sof_dev *sdev, u32 boot_addr)
     14{
     15	/* ADSP bootup base */
     16	snd_sof_dsp_write(sdev, DSP_REG_BAR, DSP_ALTRESETVEC, boot_addr);
     17
     18	/* pull high RunStall (set bit3 to 1) */
     19	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     20				ADSP_RUNSTALL, ADSP_RUNSTALL);
     21
     22	/* pull high StatVectorSel to use AltResetVec (set bit4 to 1) */
     23	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     24				DSP_RESET_SW, DSP_RESET_SW);
     25
     26	/* toggle  DReset & BReset */
     27	/* pull high DReset & BReset */
     28	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     29				ADSP_BRESET_SW | ADSP_DRESET_SW,
     30				ADSP_BRESET_SW | ADSP_DRESET_SW);
     31
     32	/* pull low DReset & BReset */
     33	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     34				ADSP_BRESET_SW | ADSP_DRESET_SW,
     35				0);
     36
     37	/* Enable PDebug */
     38	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_PDEBUGBUS0,
     39				PDEBUG_ENABLE,
     40				PDEBUG_ENABLE);
     41
     42	/* release RunStall (set bit3 to 0) */
     43	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     44				ADSP_RUNSTALL, 0);
     45}
     46
     47void sof_hifixdsp_shutdown(struct snd_sof_dev *sdev)
     48{
     49	/* Clear to 0 firstly */
     50	snd_sof_dsp_write(sdev, DSP_REG_BAR, DSP_RESET_SW, 0x0);
     51
     52	/* RUN_STALL pull high again to reset */
     53	snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, DSP_RESET_SW,
     54				ADSP_RUNSTALL, ADSP_RUNSTALL);
     55}
     56