cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

unwind-libdw.c (2199B)

      1// SPDX-License-Identifier: GPL-2.0
      2// Copyright (C) 2019 Hangzhou C-SKY Microsystems co.,ltd.
      3
      4#include <elfutils/libdwfl.h>
      5#include "../../util/unwind-libdw.h"
      6#include "../../util/perf_regs.h"
      7#include "../../util/event.h"
      8
      9bool libdw__arch_set_initial_registers(Dwfl_Thread *thread, void *arg)
     10{
     11	struct unwind_info *ui = arg;
     12	struct regs_dump *user_regs = &ui->sample->user_regs;
     13	Dwarf_Word dwarf_regs[PERF_REG_CSKY_MAX];
     14
     15#define REG(r) ({						\
     16	Dwarf_Word val = 0;					\
     17	perf_reg_value(&val, user_regs, PERF_REG_CSKY_##r);	\
     18	val;							\
     19})
     20
     21#if defined(__CSKYABIV2__)
     22	dwarf_regs[0]  = REG(A0);
     23	dwarf_regs[1]  = REG(A1);
     24	dwarf_regs[2]  = REG(A2);
     25	dwarf_regs[3]  = REG(A3);
     26	dwarf_regs[4]  = REG(REGS0);
     27	dwarf_regs[5]  = REG(REGS1);
     28	dwarf_regs[6]  = REG(REGS2);
     29	dwarf_regs[7]  = REG(REGS3);
     30	dwarf_regs[8]  = REG(REGS4);
     31	dwarf_regs[9]  = REG(REGS5);
     32	dwarf_regs[10] = REG(REGS6);
     33	dwarf_regs[11] = REG(REGS7);
     34	dwarf_regs[12] = REG(REGS8);
     35	dwarf_regs[13] = REG(REGS9);
     36	dwarf_regs[14] = REG(SP);
     37	dwarf_regs[15] = REG(LR);
     38	dwarf_regs[16] = REG(EXREGS0);
     39	dwarf_regs[17] = REG(EXREGS1);
     40	dwarf_regs[18] = REG(EXREGS2);
     41	dwarf_regs[19] = REG(EXREGS3);
     42	dwarf_regs[20] = REG(EXREGS4);
     43	dwarf_regs[21] = REG(EXREGS5);
     44	dwarf_regs[22] = REG(EXREGS6);
     45	dwarf_regs[23] = REG(EXREGS7);
     46	dwarf_regs[24] = REG(EXREGS8);
     47	dwarf_regs[25] = REG(EXREGS9);
     48	dwarf_regs[26] = REG(EXREGS10);
     49	dwarf_regs[27] = REG(EXREGS11);
     50	dwarf_regs[28] = REG(EXREGS12);
     51	dwarf_regs[29] = REG(EXREGS13);
     52	dwarf_regs[30] = REG(EXREGS14);
     53	dwarf_regs[31] = REG(TLS);
     54	dwarf_regs[32] = REG(PC);
     55#else
     56	dwarf_regs[0]  = REG(SP);
     57	dwarf_regs[1]  = REG(REGS9);
     58	dwarf_regs[2]  = REG(A0);
     59	dwarf_regs[3]  = REG(A1);
     60	dwarf_regs[4]  = REG(A2);
     61	dwarf_regs[5]  = REG(A3);
     62	dwarf_regs[6]  = REG(REGS0);
     63	dwarf_regs[7]  = REG(REGS1);
     64	dwarf_regs[8]  = REG(REGS2);
     65	dwarf_regs[9]  = REG(REGS3);
     66	dwarf_regs[10] = REG(REGS4);
     67	dwarf_regs[11] = REG(REGS5);
     68	dwarf_regs[12] = REG(REGS6);
     69	dwarf_regs[13] = REG(REGS7);
     70	dwarf_regs[14] = REG(REGS8);
     71	dwarf_regs[15] = REG(LR);
     72#endif
     73	dwfl_thread_state_register_pc(thread, REG(PC));
     74
     75	return dwfl_thread_state_registers(thread, 0, PERF_REG_CSKY_MAX,
     76					   dwarf_regs);
     77}