cache.json (9617B)
1[ 2 { 3 "BriefDescription": "Counts the number of first level data cacheline (dirty) evictions caused by misses, stores, and prefetches.", 4 "CollectPEBSRecord": "2", 5 "Counter": "0,1,2,3", 6 "EventCode": "0x51", 7 "EventName": "DL1.DIRTY_EVICTION", 8 "PDIR_COUNTER": "na", 9 "PEBScounters": "0,1,2,3", 10 "PublicDescription": "Counts the number of first level data cacheline (dirty) evictions caused by misses, stores, and prefetches. Does not count evictions or dirty writebacks caused by snoops. Does not count a replacement unless a (dirty) line was written back.", 11 "SampleAfterValue": "200003", 12 "UMask": "0x1" 13 }, 14 { 15 "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", 16 "CollectPEBSRecord": "2", 17 "Counter": "0,1,2,3", 18 "EventCode": "0x2e", 19 "EventName": "LONGEST_LAT_CACHE.MISS", 20 "PDIR_COUNTER": "na", 21 "PEBScounters": "0,1,2,3", 22 "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", 23 "SampleAfterValue": "200003", 24 "UMask": "0x41" 25 }, 26 { 27 "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", 28 "CollectPEBSRecord": "2", 29 "Counter": "0,1,2,3", 30 "EventCode": "0x2e", 31 "EventName": "LONGEST_LAT_CACHE.REFERENCE", 32 "PDIR_COUNTER": "na", 33 "PEBScounters": "0,1,2,3", 34 "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", 35 "SampleAfterValue": "200003", 36 "UMask": "0x4f" 37 }, 38 { 39 "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", 40 "CollectPEBSRecord": "2", 41 "Counter": "0,1,2,3", 42 "EventCode": "0x34", 43 "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT", 44 "PDIR_COUNTER": "na", 45 "PEBScounters": "0,1,2,3", 46 "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or translation lookaside buffer (TLB) access which hit in DRAM or MMIO (non-DRAM).", 47 "SampleAfterValue": "200003", 48 "UMask": "0x20" 49 }, 50 { 51 "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.", 52 "CollectPEBSRecord": "2", 53 "Counter": "0,1,2,3", 54 "EventCode": "0x34", 55 "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT", 56 "PDIR_COUNTER": "na", 57 "PEBScounters": "0,1,2,3", 58 "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) access which hit in the L2 cache.", 59 "SampleAfterValue": "200003", 60 "UMask": "0x8" 61 }, 62 { 63 "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.", 64 "CollectPEBSRecord": "2", 65 "Counter": "0,1,2,3", 66 "EventCode": "0x34", 67 "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT", 68 "PDIR_COUNTER": "na", 69 "PEBScounters": "0,1,2,3", 70 "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) access which hit in the Last Level Cache (LLC) or other core with HITE/F/M.", 71 "SampleAfterValue": "200003", 72 "UMask": "0x10" 73 }, 74 { 75 "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", 76 "CollectPEBSRecord": "2", 77 "Counter": "0,1,2,3", 78 "EventCode": "0x34", 79 "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT", 80 "PDIR_COUNTER": "na", 81 "PEBScounters": "0,1,2,3", 82 "SampleAfterValue": "200003", 83 "UMask": "0x4" 84 }, 85 { 86 "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.", 87 "CollectPEBSRecord": "2", 88 "Counter": "0,1,2,3", 89 "EventCode": "0x34", 90 "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT", 91 "PDIR_COUNTER": "na", 92 "PEBScounters": "0,1,2,3", 93 "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.", 94 "SampleAfterValue": "200003", 95 "UMask": "0x1" 96 }, 97 { 98 "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.", 99 "CollectPEBSRecord": "2", 100 "Counter": "0,1,2,3", 101 "EventCode": "0x34", 102 "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT", 103 "PDIR_COUNTER": "na", 104 "PEBScounters": "0,1,2,3", 105 "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.", 106 "SampleAfterValue": "200003", 107 "UMask": "0x2" 108 }, 109 { 110 "BriefDescription": "Counts the number of cycles a core is stalled due to a store buffer being full.", 111 "CollectPEBSRecord": "2", 112 "Counter": "0,1,2,3", 113 "EventCode": "0x34", 114 "EventName": "MEM_BOUND_STALLS.STORE_BUFFER_FULL", 115 "PDIR_COUNTER": "na", 116 "PEBScounters": "0,1,2,3", 117 "SampleAfterValue": "200003", 118 "UMask": "0x40" 119 }, 120 { 121 "BriefDescription": "Counts the number of load ops retired that hit in DRAM.", 122 "Counter": "0,1,2,3", 123 "Data_LA": "1", 124 "EventCode": "0xd1", 125 "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT", 126 "PEBScounters": "0,1,2,3", 127 "SampleAfterValue": "200003", 128 "UMask": "0x80" 129 }, 130 { 131 "BriefDescription": "Counts the number of load uops retired that hit in the L1 data cache.", 132 "CollectPEBSRecord": "2", 133 "Counter": "0,1,2,3", 134 "Data_LA": "1", 135 "EventCode": "0xd1", 136 "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT", 137 "PEBS": "1", 138 "PEBScounters": "0,1,2,3", 139 "SampleAfterValue": "200003", 140 "UMask": "0x1" 141 }, 142 { 143 "BriefDescription": "Counts the number of load uops retired that miss in the L1 data cache.", 144 "CollectPEBSRecord": "2", 145 "Counter": "0,1,2,3", 146 "Data_LA": "1", 147 "EventCode": "0xd1", 148 "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS", 149 "PEBS": "1", 150 "PEBScounters": "0,1,2,3", 151 "SampleAfterValue": "200003", 152 "UMask": "0x8" 153 }, 154 { 155 "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.", 156 "CollectPEBSRecord": "2", 157 "Counter": "0,1,2,3", 158 "Data_LA": "1", 159 "EventCode": "0xd1", 160 "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", 161 "PEBS": "1", 162 "PEBScounters": "0,1,2,3", 163 "SampleAfterValue": "200003", 164 "UMask": "0x2" 165 }, 166 { 167 "BriefDescription": "Counts the number of load uops retired that miss in the L2 cache.", 168 "CollectPEBSRecord": "2", 169 "Counter": "0,1,2,3", 170 "Data_LA": "1", 171 "EventCode": "0xd1", 172 "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS", 173 "PEBS": "1", 174 "PEBScounters": "0,1,2,3", 175 "SampleAfterValue": "200003", 176 "UMask": "0x10" 177 }, 178 { 179 "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.", 180 "CollectPEBSRecord": "2", 181 "Counter": "0,1,2,3", 182 "EventCode": "0xd1", 183 "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", 184 "PEBS": "1", 185 "PEBScounters": "0,1,2,3", 186 "SampleAfterValue": "200003", 187 "UMask": "0x4" 188 }, 189 { 190 "BriefDescription": "Counts the number of load uops retired.", 191 "CollectPEBSRecord": "2", 192 "Counter": "0,1,2,3", 193 "Data_LA": "1", 194 "EventCode": "0xd0", 195 "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", 196 "PEBS": "1", 197 "PEBScounters": "0,1,2,3", 198 "PublicDescription": "Counts the total number of load uops retired.", 199 "SampleAfterValue": "200003", 200 "UMask": "0x81" 201 }, 202 { 203 "BriefDescription": "Counts the number of store uops retired.", 204 "CollectPEBSRecord": "2", 205 "Counter": "0,1,2,3", 206 "Data_LA": "1", 207 "EventCode": "0xd0", 208 "EventName": "MEM_UOPS_RETIRED.ALL_STORES", 209 "PEBS": "1", 210 "PEBScounters": "0,1,2,3", 211 "PublicDescription": "Counts the total number of store uops retired.", 212 "SampleAfterValue": "200003", 213 "UMask": "0x82" 214 }, 215 { 216 "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.", 217 "CollectPEBSRecord": "2", 218 "Counter": "0,1,2,3", 219 "EventCode": "0x71", 220 "EventName": "TOPDOWN_FE_BOUND.ICACHE", 221 "PDIR_COUNTER": "na", 222 "PEBScounters": "0,1,2,3", 223 "SampleAfterValue": "1000003", 224 "UMask": "0x20" 225 } 226]