cachepc-qemu

Fork of AMDESE/qemu with changes for cachepc side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-qemu
Log | Files | Refs | Submodules | LICENSE | sfeed.txt

target_cpu.h (2284B)


      1/*
      2 * ARM specific CPU ABI and functions for linux-user
      3 *
      4 * Copyright (c) 2003 Fabrice Bellard
      5 *
      6 * This library is free software; you can redistribute it and/or
      7 * modify it under the terms of the GNU Lesser General Public
      8 * License as published by the Free Software Foundation; either
      9 * version 2.1 of the License, or (at your option) any later version.
     10 *
     11 * This library is distributed in the hope that it will be useful,
     12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
     13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
     14 * Lesser General Public License for more details.
     15 *
     16 * You should have received a copy of the GNU Lesser General Public
     17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
     18 */
     19#ifndef ARM_TARGET_CPU_H
     20#define ARM_TARGET_CPU_H
     21
     22static inline unsigned long arm_max_reserved_va(CPUState *cs)
     23{
     24    ARMCPU *cpu = ARM_CPU(cs);
     25
     26    if (arm_feature(&cpu->env, ARM_FEATURE_M)) {
     27        /*
     28         * There are magic return addresses above 0xfe000000,
     29         * and in general a lot of M-profile system stuff in
     30         * the high addresses.  Restrict linux-user to the
     31         * cached write-back RAM in the system map.
     32         */
     33        return 0x80000000ul;
     34    } else {
     35        /*
     36         * We need to be able to map the commpage.
     37         * See validate_guest_space in linux-user/elfload.c.
     38         */
     39        return 0xffff0000ul;
     40    }
     41}
     42#define MAX_RESERVED_VA  arm_max_reserved_va
     43
     44static inline void cpu_clone_regs_child(CPUARMState *env, target_ulong newsp,
     45                                        unsigned flags)
     46{
     47    if (newsp) {
     48        env->regs[13] = newsp;
     49    }
     50    env->regs[0] = 0;
     51}
     52
     53static inline void cpu_clone_regs_parent(CPUARMState *env, unsigned flags)
     54{
     55}
     56
     57static inline void cpu_set_tls(CPUARMState *env, target_ulong newtls)
     58{
     59    if (access_secure_reg(env)) {
     60        env->cp15.tpidruro_s = newtls;
     61    } else {
     62        env->cp15.tpidrro_el[0] = newtls;
     63    }
     64}
     65
     66static inline target_ulong cpu_get_tls(CPUARMState *env)
     67{
     68    if (access_secure_reg(env)) {
     69        return env->cp15.tpidruro_s;
     70    } else {
     71        return env->cp15.tpidrro_el[0];
     72    }
     73}
     74
     75static inline abi_ulong get_sp_from_cpustate(CPUARMState *state)
     76{
     77   return state->regs[13];
     78}
     79#endif