cachepc-qemu

Fork of AMDESE/qemu with changes for cachepc side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-qemu
Log | Files | Refs | Submodules | LICENSE | sfeed.txt

tcg-target.opc.h (1526B)

      1/*
      2 * Copyright (c) 2019 Linaro Limited
      3 *
      4 * Permission is hereby granted, free of charge, to any person obtaining a copy
      5 * of this software and associated documentation files (the "Software"), to deal
      6 * in the Software without restriction, including without limitation the rights
      7 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
      8 * copies of the Software, and to permit persons to whom the Software is
      9 * furnished to do so, subject to the following conditions:
     10 *
     11 * The above copyright notice and this permission notice shall be included in
     12 * all copies or substantial portions of the Software.
     13 *
     14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
     17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
     18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
     19 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
     20 * THE SOFTWARE.
     21 *
     22 * Target-specific opcodes for host vector expansion.  These will be
     23 * emitted by tcg_expand_vec_op.  For those familiar with GCC internals,
     24 * consider these to be UNSPEC with names.
     25 */
     26
     27DEF(ppc_mrgh_vec, 1, 2, 0, IMPLVEC)
     28DEF(ppc_mrgl_vec, 1, 2, 0, IMPLVEC)
     29DEF(ppc_msum_vec, 1, 3, 0, IMPLVEC)
     30DEF(ppc_muleu_vec, 1, 2, 0, IMPLVEC)
     31DEF(ppc_mulou_vec, 1, 2, 0, IMPLVEC)
     32DEF(ppc_pkum_vec, 1, 2, 0, IMPLVEC)