diff options
| author | Louis Burda <quent.burda@gmail.com> | 2023-02-06 19:34:57 -0600 |
|---|---|---|
| committer | Louis Burda <quent.burda@gmail.com> | 2023-02-06 19:34:57 -0600 |
| commit | 15554c668705bcbaa9da3fbf2a1efe45bb42adc4 (patch) | |
| tree | 3c3cd73e4df4c4489b851b664d245a694de175b5 /aa27d3b55fb46c7eb44e8a61aaaaae2aa6eed63c.html | |
| parent | 93ddfc5c264338ed8c8e7cb0940e2c9c70e5b64c (diff) | |
| download | cachepc-linux-15554c668705bcbaa9da3fbf2a1efe45bb42adc4.tar.gz cachepc-linux-15554c668705bcbaa9da3fbf2a1efe45bb42adc4.zip | |
fixup! Save registers to xmm to lower baseline counts and avoid timing issues with apic_oneshot
The cpu register state is cleared after vmrun in sev-es, as such we need to reload cpc_ds for probing and cpc_prime_probe. Since the access locations are constant, these extra loads will simply end up in the baseline. Additionally, the apic precision is not affected as the acceses happen *after* vmrun
Diffstat (limited to 'aa27d3b55fb46c7eb44e8a61aaaaae2aa6eed63c.html')
0 files changed, 0 insertions, 0 deletions