summaryrefslogtreecommitdiffstats
path: root/arch/mips/boot/dts/mscc/ocelot.dtsi
Commit message (Expand)AuthorAgeFilesLines
* MIPS: mscc: ocelot: rename pinctrl nodesMichael Walle2022-04-271-2/+2
* MIPS: mscc: ocelot: disable all switch ports by defaultVladimir Oltean2021-08-211-0/+11
* net: mscc: ocelot: add definitions for VCAP ES0 keys, actions and targetVladimir Oltean2020-09-291-1/+2
* net: mscc: ocelot: add definitions for VCAP IS1 keys, actions and targetVladimir Oltean2020-09-291-1/+2
* MIPS: dts: mscc: Updated changed name for miim pinctrl functionLars Povlsen2020-05-141-1/+1
* MIPS: dts: mscc: describe the PTP ready interruptAntoine Tenart2019-08-241-2/+2
* MIPS: dts: mscc: describe the PTP register rangeAntoine Tenart2019-08-241-1/+2
* net: mscc: ocelot: Add support for tcamHoratiu Vultur2019-06-021-2/+3
* Merge tag 'mips_4.20' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/l...Linus Torvalds2018-10-261-0/+19
|\
| * MIPS: dts: mscc: Add i2c on ocelotAlexandre Belloni2018-09-051-0/+19
* | MIPS: mscc: ocelot: add SerDes mux DT nodeQuentin Schulz2018-10-051-0/+5
* | MIPS: mscc: ocelot: make HSIO registers address range a sysconQuentin Schulz2018-10-051-5/+9
|/
* mips: dts: mscc: Add spi on OcelotAlexandre Belloni2018-07-311-0/+11
* MIPS: mscc: ocelot: add interrupt controller properties to GPIO controllerQuentin Schulz2018-07-301-0/+3
* MIPS: mscc: ocelot: add MIIM1 busQuentin Schulz2018-07-261-0/+16
* MIPS: mscc: ocelot: fix length of memory address space for MIIMQuentin Schulz2018-07-261-1/+1
* MIPS: mscc: Add switch to ocelotAlexandre Belloni2018-05-141-0/+88
* MIPS: mscc: Add ocelot dtsiAlexandre Belloni2018-03-211-0/+117
generated by cgit v1.2.3-71-gd317 (git 2.46.0) at 2026-02-01 22:11:05 +0000