| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 1 | Thomas Gleixner | 2019-05-21 | 1 | -14/+1 |
| * | MIPS: Whitespace cleanup. | Ralf Baechle | 2013-02-01 | 1 | -1/+1 |
| * | mips: fix implicit smp.h usage in various files. | Paul Gortmaker | 2011-10-31 | 1 | -0/+1 |
| * | Update Yoichi Yuasa's e-mail address | Yoichi Yuasa | 2009-07-03 | 1 | -1/+1 |
| * | [MIPS] Allow hardwiring of the CPU type to a single type for optimization. | Ralf Baechle | 2007-10-11 | 1 | -1/+1 |
| * | [MIPS] separate platform_device registration for VR41xx RTC | Yoichi Yuasa | 2007-07-12 | 1 | -0/+117 |
 |
index : sinitax/cachepc-linux | |
| Fork of AMDESE/linux with modifications for CachePC side-channel attack | Louis Burda |
| summaryrefslogtreecommitdiffstats |