| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | riscv: add memory-type errata for T-Head | Heiko Stuebner | 2022-05-11 | 1 | -1/+6 |
| * | riscv: implement module alternatives | Heiko Stuebner | 2022-05-11 | 1 | -5/+9 |
| * | riscv: allow different stages with alternatives | Heiko Stuebner | 2022-05-11 | 1 | -1/+2 |
| * | riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabled | Vincent | 2021-06-01 | 1 | -1/+1 |
| * | riscv: sifive: Apply errata "cip-1200" patch | Vincent Chen | 2021-04-26 | 1 | -0/+18 |
| * | riscv: sifive: Apply errata "cip-453" patch | Vincent Chen | 2021-04-26 | 3 | -0/+59 |
| * | riscv: sifive: Add SiFive alternative ports | Vincent Chen | 2021-04-26 | 2 | -0/+69 |
 |
index : sinitax/cachepc-linux | |
| Fork of AMDESE/linux with modifications for CachePC side-channel attack | Louis Burda |
| summaryrefslogtreecommitdiffstats |