index
:
sinitax/cachepc-linux
master
Fork of AMDESE/linux with modifications for CachePC side-channel attack
Louis Burda
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
x86
/
kernel
/
cpu
/
mce
/
intel.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
x86/cpu: Merge Intel and AMD ppin_init() functions
Tony Luck
2022-02-01
1
-42
/
+0
*
x86/cpu: Add Xeon Icelake-D to list of CPUs that support PPIN
Tony Luck
2022-01-25
1
-0
/
+1
*
x86/mce: Add errata workaround for Skylake SKX37
Dave Jones
2021-11-12
1
-2
/
+3
*
x86/mce: Add Xeon Sapphire Rapids to list of CPUs that support PPIN
Tony Luck
2021-03-20
1
-0
/
+1
*
thermal: Move therm_throt there from x86/mce
Borislav Petkov
2021-02-08
1
-1
/
+0
*
x86/mce: Use "safe" MSR functions when enabling additional error logging
Tony Luck
2020-11-16
1
-2
/
+3
*
x86/mce: Enable additional error logging on certain Intel CPUs
Tony Luck
2020-11-02
1
-0
/
+20
*
treewide: Use fallthrough pseudo-keyword
Gustavo A. R. Silva
2020-08-23
1
-1
/
+1
*
Merge tag 'ras_updates_for_5.7' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
2020-03-30
1
-0
/
+17
|
\
|
*
x86/mce: Do not log spurious corrected mce errors
Prarit Bhargava
2020-02-19
1
-0
/
+17
*
|
x86/mce: Fix logic and comments around MSR_PPIN_CTL
Tony Luck
2020-02-27
1
-4
/
+5
|
/
*
x86/mce: WARN once if IA32_FEAT_CTL MSR is left unlocked
Sean Christopherson
2020-01-13
1
-5
/
+6
*
x86/msr-index: Clean up bit defines for IA32_FEATURE_CONTROL MSR
Sean Christopherson
2020-01-13
1
-5
/
+5
*
x86/mce: Add Xeon Icelake to list of CPUs that support PPIN
Tony Luck
2019-11-01
1
-0
/
+1
*
x86/mce: Add Zhaoxin LMCE support
Tony W Wang-oc
2019-10-01
1
-2
/
+2
*
x86/mce: Add Zhaoxin CMCI support
Tony W Wang-oc
2019-10-01
1
-2
/
+4
*
x86/intel: Aggregate microserver naming
Peter Zijlstra
2019-08-28
1
-1
/
+1
*
x86/mce: Streamline MCE subsystem's naming
Borislav Petkov
2018-12-05
1
-0
/
+518