summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | | | | | * | | clk: imx: imx8mq: mark sys1/2_pll as fixed clockPeng Fan2019-10-251-6/+2
| | | | | | * | | clk: imx: imx8mn: mark sys_pll1/2 as fixed clockPeng Fan2019-10-251-26/+20
| | | | | | * | | clk: imx: imx8mm: mark sys_pll1/2 as fixed clockPeng Fan2019-10-251-26/+20
| | | | | | * | | clk: imx8mn: Define gates for pll1/2 fixed dividersLeonard Crestez2019-10-251-19/+38
| | | | | | * | | clk: imx8mm: Define gates for pll1/2 fixed dividersLeonard Crestez2019-10-251-19/+38
| | | | | | * | | clk: imx8mq: Define gates for pll1/2 fixed dividersLeonard Crestez2019-10-251-20/+41
| | | | | | * | | clk: imx: clk-pll14xx: Make two variables staticYueHaibing2019-10-141-2/+2
| | | | | | * | | clk: imx8mq: Add VIDEO2_PLL clockLaurentiu Palcu2019-10-141-0/+4
| | | | | | * | | clk: imx8mn: Use common 1443X/1416X PLL clock structureAnson Huang2019-10-062-79/+12
| | | | | | * | | clk: imx8mm: Move 1443X/1416X PLL clock structure to common placeAnson Huang2019-10-063-77/+43
| | | | | | * | | clk: imx: pll14xx: Fix quick switch of S/K parameterLeonard Crestez2019-10-061-32/+8
| | | | | | |/ /
| | | | | * | | clk: renesas: r8a7796: Add R8A77961 CPG/MSSR supportGeert Uytterhoeven2019-11-014-4/+32
| | | | | * | | clk: renesas: Rename CLK_R8A7796 to CLK_R8A77960Geert Uytterhoeven2019-11-013-4/+4
| | | | | * | | clk: renesas: r8a77965: Remove superfluous semicolonGeert Uytterhoeven2019-11-011-1/+1
| | | | | * | | clk: renesas: rcar-gen3: Switch SD clocks to .determine_rate()Geert Uytterhoeven2019-10-211-7/+12
| | | | | * | | clk: renesas: rcar-gen3: Switch Z clocks to .determine_rate()Geert Uytterhoeven2019-10-211-8/+14
| | | | | * | | clk: renesas: rcar-gen2: Switch Z clock to .determine_rate()Geert Uytterhoeven2019-10-211-10/+13
| | | | | * | | clk: renesas: r8a774b1: Add TMU clockBiju Das2019-10-071-0/+5
| | | | | * | | clk: renesas: cpg-mssr: Add r8a774b1 supportBiju Das2019-10-015-0/+335
| | | | | * | | clk: renesas: rcar-gen3: Loop to find best rate in cpg_sd_clock_round_rate()Geert Uytterhoeven2019-10-011-4/+8
| | | | | * | | clk: renesas: rcar-gen3: Absorb cpg_sd_clock_calc_div()Geert Uytterhoeven2019-10-011-14/+5
| | | | | * | | clk: renesas: rcar-gen3: Avoid double table iteration in SD .set_rate()Geert Uytterhoeven2019-10-011-3/+3
| | | | | * | | clk: renesas: rcar-gen3: Improve arithmetic divisionsGeert Uytterhoeven2019-10-011-2/+2
| | | | | * | | clk: renesas: rcar-gen2: Improve arithmetic divisionsGeert Uytterhoeven2019-10-011-3/+3
| | | | | * | | clk: renesas: Remove R-Car Gen2 legacy DT clock supportGeert Uytterhoeven2019-10-013-478/+0
| | | | | * | | clk: renesas: mstp: Delete unnecessary kfree() in cpg_mstp_clocks_init()Markus Elfring2019-10-011-3/+1
| | | | | |/ /
| | | | * | | clk: samsung: exynos5420: Add SET_RATE_PARENT flag to clocks on G3D pathMarek Szyprowski2019-10-291-8/+12
| | | | * | | clk: samsung: exynos5420: Preserve CPU clocks configuration during suspend/re...Marian Mihailescu2019-10-291-0/+2
| | | | * | | clk: samsung: exynos5420: Add VPLL rate tableMarian Mihailescu2019-10-291-0/+12
| | | * | | | clk: meson: axg-audio: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-141-3/+1
| | | * | | | clk: meson: axg_audio: add sm1 supportJerome Brunet2019-10-082-30/+574
| | | * | | | clk: meson: axg-audio: provide clk top signal nameJerome Brunet2019-10-082-4/+17
| | | * | | | clk: meson: axg-audio: prepare sm1 additionJerome Brunet2019-10-081-685/+782
| | | * | | | clk: meson: axg-audio: fix regmap last registerJerome Brunet2019-10-081-1/+1
| | | * | | | clk: meson: axg-audio: remove useless definesJerome Brunet2019-10-081-4/+0
| | * | | | | clk: hi6220: use CLK_OF_DECLARE_DRIVERPeter Griffin2019-10-281-1/+2
| | | |_|/ / | | |/| | |
| | | | | |
| | \ \ \ \
| | \ \ \ \
| | \ \ \ \
| | \ \ \ \
| | \ \ \ \
| *-----. \ \ \ \ Merge branches 'clk-rohm', 'clk-hisilicon', 'clk-marvell', 'clk-unused' and '...Stephen Boyd2019-11-2721-199/+130
| |\ \ \ \ \ \ \ \
| | | | | * | | | | clk: sprd: Change to use devm_platform_ioremap_resource()Baolin Wang2019-10-161-3/+1
| | | | | * | | | | clk: s3c2410: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-3/+1
| | | | | * | | | | clk: axs10x: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-162-8/+3
| | | | | * | | | | clk: mediatek: mt6797: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-2/+1
| | | | | * | | | | clk: mediatek: mt7629: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-4/+2
| | | | | * | | | | clk: mediatek: mt7622: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-4/+2
| | | | | * | | | | clk: mediatek: mt8183: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-4/+2
| | | | | * | | | | clk: mediatek: mt6779: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-2/+1
| | | | | * | | | | clk: mediatek: mt2712: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-4/+2
| | | | | * | | | | clk: davinci: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-162-6/+2
| | | | | * | | | | clk: hisilicon: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-161-3/+1
| | | | | * | | | | clk: bcm2835: use devm_platform_ioremap_resource() to simplify codeYueHaibing2019-10-162-6/+2
| | | | | |/ / / /
| | | | * | | | | clk: armada-xp: remove unused codeYueHaibing2019-11-131-26/+0
generated by cgit v1.2.3-71-gd317 (git 2.46.0) at 2026-01-21 04:50:14 +0000