summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/inc/hw
Commit message (Expand)AuthorAgeFilesLines
* drm/amd/display: Wait DMCUB to idle state before reset.hengzhou2022-06-011-1/+1
* drm/amd/display: Pass the new context into disable OTG WANicholas Kazlauskas2022-06-011-1/+1
* drm/amd/display: revert Blank eDP on disable/enable drvLeung, Martin2022-06-012-6/+13
* drm/amd/display: Add new DSC interface to disconnect from pipeEric Bernstein2022-05-041-0/+1
* drm/amd/display: update dcn315 clk table readDmytro Laktyushkin2022-04-251-0/+1
* drm/amd/display: Add odm seamless boot supportDuncan Ma2022-04-121-0/+2
* drm/amd/display: Add support for zstate during extended vblankGabe Teeger2022-03-251-0/+3
* drm/amd/display: Add save/restore PANEL_PWRSEQ_REF_DIV2Charlene Liu2022-03-151-0/+1
* drm/amd/display: Wait for hubp read line for PollockBecle Lee2022-03-151-0/+1
* drm/amd/display: Add pstate verification and recovery for DCN31Nicholas Kazlauskas2022-03-151-0/+2
* drm/amd/display: add set dp lane settings to link_hwssWenjing Liu2022-02-021-1/+2
* drm/amd/display: revert "Reset fifo after enable otg"Zhan Liu2022-02-021-4/+0
* drm/amd/display: abstract encoder related hwseq across different typesWenjing Liu2022-01-251-0/+4
* drm/amd/display: Drop DCN for DP2.x logicWenjing Liu2022-01-255-10/+2
* drm/amd/display: support dynamic HPO DP link encoder allocationWenjing Liu2021-12-301-1/+2
* drm/amd/display: implement dc_mode_memclkMartin Leung2021-12-142-0/+8
* drm/amd/display: fixed the DSC power off sequence during Driver PnPYi-Ling Chen2021-11-222-0/+4
* drm/amd/display: Enable DSC over eDPMikita Lipski2021-11-221-0/+1
* drm/amd/display: Reset fifo after enable otgXu, Jinze2021-11-221-0/+4
* drm/amd/display: Add MPC meory shutdown supportJake Wang2021-11-031-0/+1
* drm/amd/display: Defer GAMCOR and DSCL power down sequence to vupdateMichael Strauss2021-10-281-0/+2
* drm/amd/display: Disable dsc root clock when not being usedJake Wang2021-10-191-0/+9
* drm/amd/display: add cyan_skillfish display supportZhan Liu2021-10-043-2/+16
* drm/amd/display: Defer LUT memory powerdown until LUT bypass latchesMichael Strauss2021-09-291-0/+12
* drm/amd/display: Add an extra check for dcn10 OPTC data formatOliver Logush2021-09-281-1/+0
* drm/amd/display: add vsync notify to dmub for abm pauseEric Yang2021-09-281-0/+1
* drm/amd/display: Fix issue with dynamic bpp change for DCN3xGuo, Bing2021-09-231-2/+4
* drm/amd/display: Fix dynamic encoder reassignmentJimmy Kizito2021-09-231-0/+5
* drm/amd/display: Fix concurrent dynamic encoder assignmentJimmy Kizito2021-09-231-0/+1
* drm/amd/display: Add DPCD writes at key pointsLeo (Hanghong) Ma2021-09-141-0/+2
* drm/amd/display: Add DP 2.0 BIOS and DMUB SupportFangzhi Zuo2021-09-011-0/+4
* drm/amd/display: Add DP 2.0 DCCGFangzhi Zuo2021-09-012-0/+26
* drm/amd/display: Add DP 2.0 HPO Link EncoderFangzhi Zuo2021-09-012-0/+88
* drm/amd/display: Add DP 2.0 HPO Stream EncoderFangzhi Zuo2021-09-012-0/+84
* drm/amd/display: refactor riommu invalidation waEric Yang2021-07-281-3/+0
* drm/amd/display: add workaround for riommu invalidation request hangEric Yang2021-07-231-0/+3
* drm/amd/display: Line Buffer changesNevenko Stupar2021-07-231-0/+3
* drm/amd/display: log additional register state for debugJosip Pavic2021-07-211-0/+11
* drm/amd/display: Round KHz up when calculating clock requestsAric Cyr2021-07-081-0/+5
* drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher2021-06-226-23/+5
* drm/amd/display: Add interface to get Calibrated Avg Level from FIFOWesley Chalmers2021-06-151-0/+3
* drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers2021-06-081-0/+4
* drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers2021-06-081-0/+2
* drm/amd/display: Return last used DRR VTOTAL from DCJayendran Ramani2021-06-081-0/+1
* drm/amd/display: Refactor visual confirmWyatt Wood2021-06-081-0/+3
* drm/amd/display: Add DCN3.1 DCHHUBNicholas Kazlauskas2021-06-042-0/+9
* drm/amd/display: Add DCN3.1 OPTCNicholas Kazlauskas2021-06-041-0/+4
* drm/amd/display: Add DCN3.1 DIONicholas Kazlauskas2021-06-041-0/+14
* drm/amd/display: Add DCN3.1 DCCGNicholas Kazlauskas2021-06-041-0/+56
* drm/amd/display: Add DCN3.1 clock manager supportNicholas Kazlauskas2021-06-041-0/+3
generated by cgit v1.2.3-71-gd317 (git 2.46.0) at 2026-01-24 20:08:35 +0000