summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display.c
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'drm-intel-next-2022-05-06' of git://anongit.freedesktop.org/drm/dr...Dave Airlie2022-05-111-124/+52
|\
| * drm/i915: Use drm_mode_init() for on-stack modesVille Syrjälä2022-05-051-2/+3
| * drm/i915: Add crtc .crtc_get_shared_dpll()Ville Syrjälä2022-04-251-0/+4
| * drm/i915: Move stuff into intel_dpll_crtc_compute_clock()Ville Syrjälä2022-04-251-2/+1
| * drm/i915: Adjust .crtc_compute_clock() calling conventionVille Syrjälä2022-04-251-1/+1
| * drm/i915: Remove pointless dpll_funcs checksVille Syrjälä2022-04-251-4/+0
| * drm/i915: Pass dev_priv to intel_shared_dpll_init()Ville Syrjälä2022-04-251-1/+1
| * drm/i915: Sanitize the port -> DDI/AUX power domain mapping for each platformImre Deak2022-04-201-80/+5
| * drm/i915: Convert the u64 power well domains mask to a bitmapImre Deak2022-04-201-31/+34
| * drm/i915: Rename the power domain names to end with pipes/portsImre Deak2022-04-201-17/+17
| * drm/i915: Program i830 DPLL FP register laterVille Syrjälä2022-04-201-3/+3
* | drm: Rename dp/ to display/Thomas Zimmermann2022-04-251-1/+1
|/
* drm/i915/fbc: Introduce intel_fbc_sanitize()Ville Syrjälä2022-04-131-0/+2
* drm/i915/fbc: Remove intel_fbc_global_disable()Ville Syrjälä2022-04-131-2/+0
* drm/i915/dg2: Add support for DG2 clear color compressionJuha-Pekka Heikkilä2022-04-121-1/+3
* drm/i915/display/adlp: Fix programing of PIPE_MBUS_DBOX_CTLJosé Roberto de Souza2022-03-301-40/+1
* drm/i915/display/adlp: Adjust MBUS DBOX BW and B creditsCaz Yokoyama2022-03-301-1/+4
* drm/i915/display/tgl+: Set default values for all registers in PIPE_MBUS_DBOX...José Roberto de Souza2022-03-301-3/+10
* drm/i915: Move intel_vtd_active and run_as_guest to i915_utilsTvrtko Ursulin2022-03-301-1/+7
* drm/i915: Use DRM_MODE_FMT+DRM_MODE_ARG()Ville Syrjälä2022-03-291-6/+6
* drm/i915: Split color_commit() into noarm+arm pairVille Syrjälä2022-03-291-6/+16
* drm/i915: Make ilk+ pfit regiser unlockedVille Syrjälä2022-03-291-9/+9
* drm/i915: s/enable/active/ for DRRSVille Syrjälä2022-03-221-2/+2
* drm/i915: Pre-calculate plane relative data rateVille Syrjälä2022-03-211-0/+5
* drm/i915: Split plane data_rate into data_rate+data_rate_yVille Syrjälä2022-03-211-0/+4
* drm/i915: Tweak plane ddb allocation trackingVille Syrjälä2022-03-211-4/+4
* drm/i915: Do DRRS disable/enable during pre/post_plane_update()Ville Syrjälä2022-03-161-7/+6
* drm/i915: Use drm_mode_copy()Ville Syrjälä2022-03-161-5/+10
* drm/i915: Move DRRS enable/disable higher upVille Syrjälä2022-03-151-0/+4
* drm/i915: Stash DRRS state under intel_crtcVille Syrjälä2022-03-151-1/+1
* drm/i915: Program MSA timing delay on ilk/snb/ivbVille Syrjälä2022-03-101-2/+6
* drm/i915: Make the PIPESRC rect relative to the entire bigjoiner areaVille Syrjälä2022-03-101-0/+21
* drm/i915: Use bigjoiner_pipes moreVille Syrjälä2022-03-041-11/+20
* drm/i915: Eliminate bigjoiner booleanVille Syrjälä2022-03-041-29/+23
* drm/i915: Start tracking PIPESRC as a drm_rectVille Syrjälä2022-03-041-18/+37
* drm/i915: Relocate a few more pch transcoder bitsVille Syrjälä2022-03-041-18/+1
* drm/i915: Relocate ibx pch port sanitation codeVille Syrjälä2022-03-041-62/+1
* drm/i915: Remove framestart_delay sanitationVille Syrjälä2022-03-041-56/+0
* drm/i915: Move framestart_delay to crtc_stateVille Syrjälä2022-03-041-10/+30
* drm/i915: Pimp async flip debugsVille Syrjälä2022-03-031-17/+42
* drm/i915: Fix the async flip wm0/ddb optimizationVille Syrjälä2022-03-031-16/+22
* drm/i915: Check async flip capability early onVille Syrjälä2022-03-031-7/+72
* drm/i915/display/adlp: Remove code related to underrun recoverySwathi Dhanavanthri2022-03-031-21/+0
* drm/i915: Use str_on_off()Lucas De Marchi2022-03-021-3/+4
* drm/i915: Use str_enabled_disabled()Lucas De Marchi2022-03-021-8/+8
* drm/i915: Use str_yes_no()Lucas De Marchi2022-03-021-11/+12
* drm/i915: Fix MSO vs. bigjoiner timings confusionVille Syrjälä2022-02-251-16/+30
* drm/i915: Extract intel_crtc_compute_pipe_mode()Ville Syrjälä2022-02-251-8/+20
* drm/i915: Extract intel_crtc_compute_pipe_src()Ville Syrjälä2022-02-251-23/+39
* drm/i915: Extract intel_bigjoiner_adjust_timings()Ville Syrjälä2022-02-251-23/+18
generated by cgit v1.2.3-71-gd317 (git 2.46.0) at 2026-01-11 23:09:07 +0000