| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | PCI: mobiveil: Use pci_is_root_bus() to check if bus is root bus | Rob Herring | 2020-07-23 | 1 | -1/+0 |
| * | PCI: mobiveil: Add PCIe Gen4 RC driver for Layerscape SoCs | Hou Zhiqiang | 2020-02-21 | 1 | -2/+14 |
| * | PCI: mobiveil: Add 8-bit and 16-bit CSR register accessors | Hou Zhiqiang | 2020-02-21 | 1 | -0/+23 |
| * | PCI: mobiveil: Allow mobiveil_host_init() to be used to re-init host | Hou Zhiqiang | 2020-02-21 | 1 | -0/+1 |
| * | PCI: mobiveil: Add callback function for link up check | Hou Zhiqiang | 2020-02-21 | 1 | -0/+5 |
| * | PCI: mobiveil: Add callback function for interrupt initialization | Hou Zhiqiang | 2020-02-21 | 1 | -0/+7 |
| * | PCI: mobiveil: Modularize the Mobiveil PCIe Host Bridge IP driver | Hou Zhiqiang | 2020-02-21 | 1 | -0/+178 |
 |
index : sinitax/cachepc-linux | |
| Fork of AMDESE/linux with modifications for CachePC side-channel attack | Louis Burda |
| summaryrefslogtreecommitdiffstats |