sinitax/cachepc-qemu - Fork of AMDESE/qemu with changes for cachepc side-channel attack

Branch	Commit message	Author	Age
master	Disable AES-NI instructions in CPUID report	Louis Burda	3 years


Age	Commit message	Author	Files	Lines
2023-02-08	Disable AES-NI instructions in CPUID reportHEAD master	Louis Burda	1	-0/+3
2022-10-28	i386/sev: Fix segfault retrieving SEV capabilities	Carlos Bilbao	1	-0/+1
2022-02-09	i386/sev: fill XCR0_IN/XSS_IN according to initial/base XSAVE state	Michael Roth	1	-1/+4
2022-02-09	i386/sev: fix launch measurement crash for SEV-SNP	Michael Roth	1	-1/+3
2021-10-27	i386:sev: skip hashing the kernel for the SEV-SNP guest	Brijesh Singh	1	-0/+5
2021-10-24	i386/sev: update query-sev QAPI format to handle SEV-SNP	Michael Roth	4	-30/+95
2021-10-24	i386/sev: sev-snp: add support for CPUID validation	Michael Roth	1	-1/+154
2021-10-24	target/i386: add new EPYC CPU versions with updated cache_info	Michael Roth	1	-0/+184
2021-10-24	target/i386: allow versioned CPUs to specify new cache_info	Michael Roth	1	-3/+33
2021-10-24	target/i386: set SEV-SNP CPUID bit when SNP enabled	Michael Roth	1	-0/+1
[...]

Clone
https://git.sinitax.com/sinitax/cachepc-qemu
git@git.sinitax.com:sinitax/cachepc-qemu