cachepc-qemu

Fork of AMDESE/qemu with changes for cachepc side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-qemu
Log | Files | Refs | Submodules | LICENSE | sfeed.txt

aes.h (1922B)


      1#ifndef QEMU_AES_H
      2#define QEMU_AES_H
      3
      4#define AES_MAXNR 14
      5#define AES_BLOCK_SIZE 16
      6
      7struct aes_key_st {
      8    uint32_t rd_key[4 *(AES_MAXNR + 1)];
      9    int rounds;
     10};
     11typedef struct aes_key_st AES_KEY;
     12
     13/* FreeBSD/OpenSSL have their own AES functions with the same names in -lcrypto
     14 * (which might be pulled in via curl), so redefine to avoid conflicts. */
     15#define AES_set_encrypt_key QEMU_AES_set_encrypt_key
     16#define AES_set_decrypt_key QEMU_AES_set_decrypt_key
     17#define AES_encrypt QEMU_AES_encrypt
     18#define AES_decrypt QEMU_AES_decrypt
     19
     20int AES_set_encrypt_key(const unsigned char *userKey, const int bits,
     21	AES_KEY *key);
     22int AES_set_decrypt_key(const unsigned char *userKey, const int bits,
     23	AES_KEY *key);
     24
     25void AES_encrypt(const unsigned char *in, unsigned char *out,
     26	const AES_KEY *key);
     27void AES_decrypt(const unsigned char *in, unsigned char *out,
     28	const AES_KEY *key);
     29
     30extern const uint8_t AES_sbox[256];
     31extern const uint8_t AES_isbox[256];
     32
     33/* AES ShiftRows and InvShiftRows */
     34extern const uint8_t AES_shifts[16];
     35extern const uint8_t AES_ishifts[16];
     36
     37/* AES InvMixColumns */
     38/* AES_imc[x][0] = [x].[0e, 09, 0d, 0b]; */
     39/* AES_imc[x][1] = [x].[0b, 0e, 09, 0d]; */
     40/* AES_imc[x][2] = [x].[0d, 0b, 0e, 09]; */
     41/* AES_imc[x][3] = [x].[09, 0d, 0b, 0e]; */
     42extern const uint32_t AES_imc[256][4];
     43
     44/*
     45AES_Te0[x] = S [x].[02, 01, 01, 03];
     46AES_Te1[x] = S [x].[03, 02, 01, 01];
     47AES_Te2[x] = S [x].[01, 03, 02, 01];
     48AES_Te3[x] = S [x].[01, 01, 03, 02];
     49AES_Te4[x] = S [x].[01, 01, 01, 01];
     50
     51AES_Td0[x] = Si[x].[0e, 09, 0d, 0b];
     52AES_Td1[x] = Si[x].[0b, 0e, 09, 0d];
     53AES_Td2[x] = Si[x].[0d, 0b, 0e, 09];
     54AES_Td3[x] = Si[x].[09, 0d, 0b, 0e];
     55AES_Td4[x] = Si[x].[01, 01, 01, 01];
     56*/
     57
     58extern const uint32_t AES_Te0[256], AES_Te1[256], AES_Te2[256],
     59                      AES_Te3[256], AES_Te4[256];
     60extern const uint32_t AES_Td0[256], AES_Td1[256], AES_Td2[256],
     61                      AES_Td3[256], AES_Td4[256];
     62
     63#endif