cachepc-qemu

Fork of AMDESE/qemu with changes for cachepc side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-qemu
Log | Files | Refs | Submodules | LICENSE | sfeed.txt

test_msa_nloc_d.c (6992B)


      1/*
      2 *  Test program for MSA instruction NLOC.D
      3 *
      4 *  Copyright (C) 2019  Wave Computing, Inc.
      5 *  Copyright (C) 2019  Aleksandar Markovic <amarkovic@wavecomp.com>
      6 *
      7 *  This program is free software: you can redistribute it and/or modify
      8 *  it under the terms of the GNU General Public License as published by
      9 *  the Free Software Foundation, either version 2 of the License, or
     10 *  (at your option) any later version.
     11 *
     12 *  This program is distributed in the hope that it will be useful,
     13 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
     14 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     15 *  GNU General Public License for more details.
     16 *
     17 *  You should have received a copy of the GNU General Public License
     18 *  along with this program.  If not, see <https://www.gnu.org/licenses/>.
     19 *
     20 */
     21
     22#include <sys/time.h>
     23#include <stdint.h>
     24
     25#include "../../../../include/wrappers_msa.h"
     26#include "../../../../include/test_inputs_128.h"
     27#include "../../../../include/test_utils_128.h"
     28
     29#define TEST_COUNT_TOTAL (PATTERN_INPUTS_COUNT + RANDOM_INPUTS_COUNT)
     30
     31
     32int32_t main(void)
     33{
     34    char *isa_ase_name = "MSA";
     35    char *group_name = "Bit Count";
     36    char *instruction_name =  "NLOC.D";
     37    int32_t ret;
     38    uint32_t i;
     39    struct timeval start, end;
     40    double elapsed_time;
     41
     42    uint64_t b128_result[TEST_COUNT_TOTAL][2];
     43    uint64_t b128_expect[TEST_COUNT_TOTAL][2] = {
     44        { 0x0000000000000040ULL, 0x0000000000000040ULL, },    /*   0  */
     45        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     46        { 0x0000000000000001ULL, 0x0000000000000001ULL, },
     47        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     48        { 0x0000000000000002ULL, 0x0000000000000002ULL, },
     49        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     50        { 0x0000000000000003ULL, 0x0000000000000000ULL, },
     51        { 0x0000000000000000ULL, 0x0000000000000002ULL, },
     52        { 0x0000000000000004ULL, 0x0000000000000004ULL, },    /*   8  */
     53        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     54        { 0x0000000000000005ULL, 0x0000000000000001ULL, },
     55        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     56        { 0x0000000000000006ULL, 0x0000000000000002ULL, },
     57        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     58        { 0x0000000000000007ULL, 0x0000000000000000ULL, },
     59        { 0x0000000000000000ULL, 0x0000000000000006ULL, },
     60        { 0x0000000000000008ULL, 0x0000000000000008ULL, },    /*  16  */
     61        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     62        { 0x0000000000000009ULL, 0x0000000000000000ULL, },
     63        { 0x0000000000000000ULL, 0x0000000000000008ULL, },
     64        { 0x000000000000000aULL, 0x0000000000000006ULL, },
     65        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     66        { 0x000000000000000bULL, 0x0000000000000000ULL, },
     67        { 0x0000000000000000ULL, 0x0000000000000002ULL, },
     68        { 0x000000000000000cULL, 0x0000000000000000ULL, },    /*  24  */
     69        { 0x0000000000000000ULL, 0x0000000000000008ULL, },
     70        { 0x000000000000000dULL, 0x0000000000000001ULL, },
     71        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     72        { 0x000000000000000eULL, 0x0000000000000006ULL, },
     73        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     74        { 0x000000000000000fULL, 0x000000000000000bULL, },
     75        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     76        { 0x0000000000000010ULL, 0x0000000000000010ULL, },    /*  32  */
     77        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     78        { 0x0000000000000011ULL, 0x0000000000000000ULL, },
     79        { 0x0000000000000000ULL, 0x0000000000000004ULL, },
     80        { 0x0000000000000012ULL, 0x0000000000000000ULL, },
     81        { 0x0000000000000000ULL, 0x0000000000000008ULL, },
     82        { 0x0000000000000013ULL, 0x0000000000000000ULL, },
     83        { 0x0000000000000000ULL, 0x000000000000000cULL, },
     84        { 0x0000000000000014ULL, 0x0000000000000000ULL, },    /*  40  */
     85        { 0x0000000000000000ULL, 0x0000000000000010ULL, },
     86        { 0x0000000000000015ULL, 0x0000000000000000ULL, },
     87        { 0x0000000000000000ULL, 0x0000000000000014ULL, },
     88        { 0x0000000000000016ULL, 0x0000000000000002ULL, },
     89        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     90        { 0x0000000000000017ULL, 0x0000000000000005ULL, },
     91        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     92        { 0x0000000000000018ULL, 0x0000000000000008ULL, },    /*  48  */
     93        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     94        { 0x0000000000000019ULL, 0x000000000000000bULL, },
     95        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     96        { 0x000000000000001aULL, 0x000000000000000eULL, },
     97        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
     98        { 0x000000000000001bULL, 0x0000000000000011ULL, },
     99        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
    100        { 0x000000000000001cULL, 0x0000000000000014ULL, },    /*  56  */
    101        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
    102        { 0x000000000000001dULL, 0x0000000000000017ULL, },
    103        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
    104        { 0x000000000000001eULL, 0x000000000000001aULL, },
    105        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
    106        { 0x000000000000001fULL, 0x000000000000001dULL, },
    107        { 0x0000000000000000ULL, 0x0000000000000000ULL, },
    108        { 0x0000000000000001ULL, 0x0000000000000000ULL, },    /*  64  */
    109        { 0x0000000000000005ULL, 0x0000000000000000ULL, },
    110        { 0x0000000000000001ULL, 0x0000000000000000ULL, },
    111        { 0x0000000000000000ULL, 0x0000000000000001ULL, },
    112        { 0x0000000000000001ULL, 0x0000000000000001ULL, },
    113        { 0x0000000000000002ULL, 0x0000000000000000ULL, },
    114        { 0x0000000000000001ULL, 0x0000000000000001ULL, },
    115        { 0x0000000000000006ULL, 0x0000000000000001ULL, },
    116        { 0x0000000000000000ULL, 0x0000000000000003ULL, },    /*  72  */
    117        { 0x0000000000000001ULL, 0x0000000000000001ULL, },
    118        { 0x0000000000000001ULL, 0x0000000000000001ULL, },
    119        { 0x0000000000000001ULL, 0x0000000000000002ULL, },
    120        { 0x0000000000000003ULL, 0x0000000000000001ULL, },
    121        { 0x0000000000000001ULL, 0x0000000000000004ULL, },
    122        { 0x0000000000000000ULL, 0x0000000000000003ULL, },
    123        { 0x0000000000000001ULL, 0x0000000000000002ULL, },
    124    };
    125
    126    reset_msa_registers();
    127
    128    gettimeofday(&start, NULL);
    129
    130    for (i = 0; i < TEST_COUNT_TOTAL; i++) {
    131        if (i < PATTERN_INPUTS_COUNT) {
    132            do_msa_NLOC_D(b128_pattern[i], b128_result[i]);
    133        } else {
    134            do_msa_NLOC_D(b128_random[i - PATTERN_INPUTS_COUNT],
    135                          b128_result[i]);
    136        }
    137    }
    138
    139    gettimeofday(&end, NULL);
    140
    141    elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
    142    elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
    143
    144    ret = check_results_128(isa_ase_name, group_name, instruction_name,
    145                            TEST_COUNT_TOTAL, elapsed_time,
    146                            &b128_result[0][0], &b128_expect[0][0]);
    147
    148    return ret;
    149}