summaryrefslogtreecommitdiffstats
path: root/src/in/decoder.asm
blob: 0bcf023dee5d748f652b9503985a4f14817ca02e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
tpu X0 Y0
	## ${ADDR_DECODER}

	mov UP, DOWN
	mov UP, ACC
	mov UP, NIL
	mov UP, NIL
	sav

	and 0b11100000
	jeq 0, b5op
	swp
	sav

	and 0b11000000
	jeq 0b01000000, b2b3op
	swp
	sav

	and 0b11100000
	jeq 0b11100000, b2op
	swp
	sav

	jmp b2b2op

b5op:
	swp
	sav
	and 0b11100000
	mov ACC, RIGHT
	swp
	and 0b00011111
	mov ACC, RIGHT
	jmp wait

b2b3op:
	swp
	sav
	and 0b11100000
	mov ACC, RIGHT
	swp
	sav
	and 0b00011000
	shr 3
	mov ACC, RIGHT
	swp
	and 0b00000111
	mov ACC, RIGHT
	jmp wait

b2b2op:
	swp
	sav
	and 0b11110000
	mov ACC, RIGHT
	swp
	sav
	and 0b00001100
	shr 2
	mov ACC, RIGHT
	swp
	and 0b00000011
	mov ACC, RIGHT
	jmp wait

b2op:
	swp
	sav
	and 0b11111100
	mov ACC, RIGHT
	swp
	and 0b00000011
	mov ACC, RIGHT

wait:
	mov UP, NIL
	mov UP, NIL
	mov UP, NIL
	mov UP, NIL

	mov DOWN, RIGHT
	mov ${ADDR_DECODER}, RIGHT
	mov ${OP_ACK}, RIGHT
	mov ${OP_NIL}, RIGHT
	mov ${OP_NIL}, RIGHT
end

tpu X0 Y1
	mov UP, UP
end

tpu X1 Y0
	mov LEFT, ACC

	jeq ${INST_JNZ}, inst_jnz
	jeq ${INST_SHL}, inst_shl
	jeq ${INST_SHR}, inst_shr
	jeq ${INST_MOV}, inst_mov
	jeq ${INST_SWP}, inst_swp
	jeq ${INST_ADD}, inst_add
	jeq ${INST_SUB}, inst_sub
	jeq ${INST_XOR}, inst_xor
	jeq ${INST_AND}, inst_and
	jeq ${INST_LDB}, inst_ldb
	jeq ${INST_STB}, inst_stb
	jeq ${INST_INP}, inst_inp
	jeq ${INST_OUT}, inst_out
	jeq ${INST_NOT}, inst_not
	jeq ${INST_JRE}, inst_jre
	jeq ${INST_INC}, inst_inc
	#jeq ${INST_DEC}, inst_dec
	${HLT}

inst_jnz:
	mov ${ADDR_INST_JNZ}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

inst_shl:
	mov ${ADDR_INST_SHL}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_shr:
	mov ${ADDR_INST_SHR}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_mov:
	mov ${ADDR_INST_MOV}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_swp:
	mov ${ADDR_INST_SWP}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_add:
	mov ${ADDR_INST_ADD}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_sub:
	mov ${ADDR_INST_SUB}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_xor:
	mov ${ADDR_INST_XOR}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_and:
	mov ${ADDR_INST_AND}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_ldb:
	mov ${ADDR_INST_LDB}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_stb:
	mov ${ADDR_INST_STB}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov LEFT, UP
	jmp wait

inst_inp:
	mov ${ADDR_INST_INP}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

inst_out:
	mov ${ADDR_INST_OUT}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

inst_not:
	mov ${ADDR_INST_NOT}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

inst_jre:
	mov ${ADDR_INST_JRE}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

inst_inc:
	mov ${ADDR_INST_INC}, UP
	mov ${ADDR_DECODER}, UP
	mov ${OP_NIL}, UP
	mov LEFT, UP
	mov ${OP_NIL}, UP
	jmp wait

#inst_dec:
#	mov ${ADDR_INST_DEC}, UP
#	mov ${ADDR_DECODER}, UP
#	mov ${OP_NIL}, UP
#	mov LEFT, UP
#	mov ${OP_NIL}, UP
#	jmp wait

wait:
	mov LEFT, UP
	mov LEFT, UP
	mov LEFT, UP
	mov LEFT, UP
	mov LEFT, UP
end