blob: 61d2e1a213d5f636115fd977212930fd91a8f588 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
|
.program uart_tx
.side_set 1 opt pindirs
.wrap_target
pull block side 1 [7] ; IDLE / STOP bit
set x, 7 side 0 [7] ; START bit
bitloop:
out pindirs, 1 ; 8 DATA bits
jmp x--, bitloop [6]
.wrap
|