summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* include/exec: Move cpu_signal_handler declarationRichard Henderson2021-09-211-7/+0
* target/arm: Add TB flag for "MVE insns not predicated"Peter Maydell2021-09-211-1/+3
* hvf: arm: Implement -cpu hostPeter Maydell2021-09-211-0/+2
* target/arm: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé2021-09-141-2/+1
* target/arm: Take an exception if PSTATE.IL is setPeter Maydell2021-09-131-0/+1
* target/arm: Do hflags rebuild in cpsr_write()Peter Maydell2021-08-261-2/+8
* target/arm: Implement HSTR.TJDBXPeter Maydell2021-08-261-0/+1
* target/arm: Implement HSTR.TTEEPeter Maydell2021-08-261-0/+2
* target/arm/cpu: Introduce sve_vq_supported bitmapAndrew Jones2021-08-261-0/+4
* target/arm: Implement M-profile trapping on division by zeroPeter Maydell2021-08-251-0/+1
* target/arm: Add sve-default-vector-length cpu propertyRichard Henderson2021-07-271-0/+5
* target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16Richard Henderson2021-06-031-0/+15
* target/arm: Allow board models to specify initial NS VTORPeter Maydell2021-06-031-0/+2
* target/arm: Make FPSCR.LTPSIZE writable for MVEPeter Maydell2021-06-031-1/+2
* target/arm: Implement M-profile VPR registerPeter Maydell2021-06-031-0/+6
* target/arm: Add isar feature check functions for MVEPeter Maydell2021-06-031-0/+22
* target/arm: Implement aarch32 VSUDOT, VUSDOTRichard Henderson2021-05-251-0/+5
* target/arm: Implement aarch64 SUDOT, USDOTRichard Henderson2021-05-251-0/+5
* target/arm: Implement SVE2 crypto constructive binary operationsRichard Henderson2021-05-251-0/+5
* target/arm: Implement SVE2 crypto destructive binary operationsRichard Henderson2021-05-251-0/+5
* target/arm: Implement SVE mixed sign dot product (indexed)Richard Henderson2021-05-251-0/+5
* target/arm: Implement SVE2 FMMLAStephen Long2021-05-251-0/+10
* target/arm: Implement SVE2 bitwise permuteRichard Henderson2021-05-251-0/+5
* target/arm: Implement SVE2 PMULLB, PMULLTRichard Henderson2021-05-251-0/+10
* target/arm: Add ID_AA64ZFR0 fields and isar_feature_aa64_sve2Richard Henderson2021-05-251-0/+16
* target/arm: Add support for FEAT_TLBIOSRebecca Cran2021-05-251-0/+5
* target/arm: Add support for FEAT_TLBIRANGERebecca Cran2021-05-251-0/+5
* target/arm: Add ALIGN_MEM to TBFLAG_ANYRichard Henderson2021-04-301-0/+2
* target/arm: Move TBFLAG_ANY bits to the bottomRichard Henderson2021-04-301-7/+7
* target/arm: Move TBFLAG_AM32 bits to the topRichard Henderson2021-04-301-21/+21
* target/arm: Move mode specific TB flags to tb->cs_baseRichard Henderson2021-04-301-21/+28
* target/arm: Introduce CPUARMTBFlagsRichard Henderson2021-04-301-11/+15
* target/arm: Add wrapper macros for accessing tbflagsRichard Henderson2021-04-301-1/+21
* target/arm: Rename TBFLAG_ANY, PSTATE_SSRichard Henderson2021-04-301-1/+1
* target/arm: Rename TBFLAG_A32, SCTLR_BRichard Henderson2021-04-301-1/+1
* Revert "target/arm: Make number of counters in PMCR follow the CPU"Peter Maydell2021-04-061-1/+0
* target/arm: Make number of counters in PMCR follow the CPUPeter Maydell2021-03-301-0/+1
* target/arm: Add support for FEAT_SSBS, Speculative Store Bypass SafeRebecca Cran2021-03-051-1/+14
* linux-user/aarch64: Implement PROT_MTERichard Henderson2021-02-161-0/+1
* linux-user/aarch64: Implement PR_TAGGED_ADDR_ENABLERichard Henderson2021-02-161-0/+31
* target/arm: Add support for FEAT_DIT, Data Independent TimingRebecca Cran2021-02-111-0/+12
* target/arm: Fix SCR RES1 handlingMike Nawrocki2021-02-111-0/+5
* target/arm: Implement ID_PFR2Richard Henderson2021-01-291-0/+1
* target/arm: Implement SCR_EL2.EEL2Rémi Denis-Courmont2021-01-191-2/+6
* target/arm: set HPFAR_EL2.NS on secure stage 2 faultsRémi Denis-Courmont2021-01-191-0/+2
* target/arm: secure stage 2 translation regimeRémi Denis-Courmont2021-01-191-1/+5
* target/arm: add ARMv8.4-SEL2 system registersRémi Denis-Courmont2021-01-191-0/+7
* target/arm: add MMU stage 1 for Secure EL2Rémi Denis-Courmont2021-01-191-14/+23
* target/arm: Define isar_feature function to test for presence of SEL2Rémi Denis-Courmont2021-01-191-0/+5
* target/arm: use arm_is_el2_enabled() where applicableRémi Denis-Courmont2021-01-191-2/+2
generated by cgit v1.2.3-71-gd317 (git 2.46.0) at 2026-02-09 05:39:02 +0000