index
:
sinitax/cachepc-qemu
master
Fork of AMDESE/qemu with changes for cachepc side-channel attack
Louis Burda
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
import_core.sh
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/xtensa: list cores in a text file
Paolo Bonzini
2021-10-05
1
-0
/
+3
*
target/xtensa: make xtensa_modules static on import
Max Filippov
2021-04-03
1
-0
/
+1
*
target/xtensa: fix meson.build rule for xtensa cores
Max Filippov
2021-04-03
1
-3
/
+0
*
meson: rename included C source files to .c.inc
Paolo Bonzini
2020-08-21
1
-4
/
+4
*
target/xtensa: use MPU background map from core configuration
Max Filippov
2020-01-06
1
-1
/
+3
*
target/xtensa: import xtensa/config/core-isa.h
Max Filippov
2020-01-06
1
-2
/
+2
*
target/xtensa/import_core.sh: don't add duplicate 'static'
Max Filippov
2019-02-08
1
-1
/
+1
*
target: Do not include "exec/exec-all.h" if it is not necessary
Philippe Mathieu-Daudé
2018-06-01
1
-1
/
+0
*
target/xtensa/import_core.sh: fix #include <xtensa-isa.h>
Max Filippov
2018-03-26
1
-0
/
+1
*
target/xtensa: add .inc. to non-top level source file names
Max Filippov
2018-03-26
1
-4
/
+4
*
target/xtensa: update import_core.sh script for libisa
Max Filippov
2017-12-18
1
-0
/
+15
*
target/xtensa: add two missing headers to core import script
Max Filippov
2017-02-23
1
-0
/
+2
*
Move target-* CPU file into a target/ folder
Thomas Huth
2016-12-20
1
-0
/
+51